5秒后页面跳转
S29XS256RABBHW300 PDF预览

S29XS256RABBHW300

更新时间: 2023-01-03 04:27:23
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 内存集成电路
页数 文件大小 规格书
71页 2815K
描述
Flash, 16X16, PBGA44, 6.20 X 7.70 MM, LEAD FREE AND HALOGEN FREE, FPBGA-44

S29XS256RABBHW300 技术参数

生命周期:Transferred零件包装代码:BGA
包装说明:VFBGA,针数:44
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.51风险等级:5.74
JESD-30 代码:R-PBGA-B44长度:7.7 mm
内存密度:256 bit内存集成电路类型:FLASH
内存宽度:16功能数量:1
端子数量:44字数:16 words
字数代码:16工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-25 °C
组织:16X16封装主体材料:PLASTIC/EPOXY
封装代码:VFBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH并行/串行:PARALLEL
编程电压:1.8 V认证状态:Not Qualified
座面最大高度:1 mm最大供电电压 (Vsup):1.95 V
最小供电电压 (Vsup):1.7 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:BALL
端子节距:0.5 mm端子位置:BOTTOM
宽度:6.2 mm

S29XS256RABBHW300 数据手册

 浏览型号S29XS256RABBHW300的Datasheet PDF文件第2页浏览型号S29XS256RABBHW300的Datasheet PDF文件第3页浏览型号S29XS256RABBHW300的Datasheet PDF文件第4页浏览型号S29XS256RABBHW300的Datasheet PDF文件第6页浏览型号S29XS256RABBHW300的Datasheet PDF文件第7页浏览型号S29XS256RABBHW300的Datasheet PDF文件第8页 
D a t a S h e e t ( A d v a n c e I n f o r m a t i o n )  
Figures  
Figure 3.1  
Simultaneous Operation Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9  
44-Ball Very Thin Fine-Pitch Ball Grid Array, Top View, Balls Facing Down. . . . . . . . . . . . . 10  
VDJ044—44-Ball Very Thin Fine-Pitch Ball Grid Array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11  
Synchronous Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26  
Figure 4.1  
Figure 4.2  
Figure 7.1  
Figure 10.1 Maximum Negative Overshoot Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44  
Figure 10.2 Maximum Positive Overshoot Waveform. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44  
Figure 10.3 Input Pulse and Test Point. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46  
Figure 10.4 Output Load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46  
Figure 10.5  
VCC Power-up Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47  
Figure 10.6 CLK Characterization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47  
Figure 10.7 Synchronous Read Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48  
Figure 10.8 Asynchronous Mode Read. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49  
Figure 10.9 Asynchronous Program Operation Timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50  
Figure 10.10 Reset Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51  
Figure 10.11 Latency with Boundary Crossing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51  
Figure 10.12 Latency with Boundary Crossing into Bank Performing Embedded Operation . . . . . . . . . . . 52  
Figure 10.13 Example of Programmable Wait States. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53  
Figure 10.14 Back-to-Back Read/Write Cycle Timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54  
Figure 11.1 Asynchronous Read - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63  
Figure 11.2 Asynchronous Read Followed By Read - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . .63  
Figure 11.3 Asynchronous Read Followed By Write - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . .64  
Figure 11.4 Asynchronous Write - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .64  
Figure 11.5 Asynchronous Write Followed By Read - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . .65  
Figure 11.6 Asynchronous Write Followed By Write - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . .65  
Figure 11.7 Synchronous Read Wrapped Burst Address Low Only - AADM Interface . . . . . . . . . . . . . . .66  
Figure 11.8 Synchronous Read Continuous Burst - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . .66  
Figure 11.9 Synchronous Read Wrapped Burst - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67  
Figure 11.10 Synchronous Write Followed By Read Burst - AADM Interface . . . . . . . . . . . . . . . . . . . . . .67  
Figure 11.11 Synchronous Read Followed By Write - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . .68  
Figure 11.12 Synchronous Write Followed By Read Burst - AADM Interface . . . . . . . . . . . . . . . . . . . . . . .68  
Figure 11.13 Synchronous Write Followed By Write - AADM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . .69  
March 10, 2009 S29VS_XS-R_00_04  
S29VS/XS-R MirrorBit® Flash Family  
5

与S29XS256RABBHW300相关器件

型号 品牌 获取价格 描述 数据表
S-29XX0A SII

获取价格

CMOS SERIAL EEPROM
S-29XX1A SII

获取价格

CMOS SERIAL EEPROM
S-29Z330ADFJA SEIKO

获取价格

256X16 3-WIRE SERIAL EEPROM, PDSO8, SOP-8
S-29Z330AFS SEIKO

获取价格

256X16 3-WIRE SERIAL EEPROM, PDSO8, SSOP-8
S-29Z430AFS SEIKO

获取价格

512X16 3-WIRE SERIAL EEPROM, PDSO8, SSOP-8
S-29ZX30A ETC

获取价格

Serial 3-wire EEPROMs
S2A LUNSURE

获取价格

SURFACE MOUNT GALSS PASSIVATED JUNCTION RECTIFIER
S2A FAIRCHILD

获取价格

1.5 Ampere Glass Passivated Rectifiers
S2A GOOD-ARK

获取价格

1.5 AMPS. SURFACE MOUNT RECTIFIERS
S2A PACELEADER

获取价格

SURFACE MOUNT STANDARD RECOVERY RECTIFIER