5秒后页面跳转
RTL8201FL-VB-CG PDF预览

RTL8201FL-VB-CG

更新时间: 2024-02-07 15:50:46
品牌 Logo 应用领域
瑞昱 - REALTEK 以太网:16GBASE-T电信电信集成电路
页数 文件大小 规格书
66页 1150K
描述
Ethernet Transceiver, CMOS, PQFP48, GREEN, MS-026, LQFP-48

RTL8201FL-VB-CG 技术参数

生命周期:Active包装说明:LFQFP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.7JESD-30 代码:S-PQFP-G48
长度:7 mm功能数量:1
端子数量:48最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH座面最大高度:1.6 mm
标称供电电压:3.3 V表面贴装:YES
技术:CMOS电信集成电路类型:ETHERNET TRANSCEIVER
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:7 mmBase Number Matches:1

RTL8201FL-VB-CG 数据手册

 浏览型号RTL8201FL-VB-CG的Datasheet PDF文件第1页浏览型号RTL8201FL-VB-CG的Datasheet PDF文件第2页浏览型号RTL8201FL-VB-CG的Datasheet PDF文件第4页浏览型号RTL8201FL-VB-CG的Datasheet PDF文件第5页浏览型号RTL8201FL-VB-CG的Datasheet PDF文件第6页浏览型号RTL8201FL-VB-CG的Datasheet PDF文件第7页 
RTL8201F/RTL8201FL/RTL8201FN  
Datasheet  
REVISION HISTORY  
Revision Release Date Summary  
1.0  
1.1  
2010/12/17 First release.  
2011/02/18 Revised to VB model.  
Revised Table 22 Register 30 Interrupt Indicators and SNR Display Register, page 21.  
Added interrupt function.  
Added MMD Register Mapping and Definition section.  
Revised section 8.2 Interrupt, page 31.  
Revised Table 46 Absolute Maximum Ratings, page 44.  
Revised 9.1.3 Power On and PHY Reset Sequence, page 45.  
Revised Table 49 RMII Input Mode Power Dissipation (Whole System), page 46.  
1.2  
2011/04/21 Revised Figure 2 Block Diagram, page 4.  
Revised Table 3 RMII Interface, page 10.  
Revised Table 7 Device Configuration Interface, page 11.  
Revised Table 9 Reset and Other Pins, page 14.  
Revised Table 11 Register 0 Basic Mode Control Register, page 15.  
Revised Table 15 Register 4 Auto-Negotiation Advertisement Register (ANAR), page 17.  
Revised Table 20 Register 24, page 20.  
Revised Table 24 Page4 Register 16 EEE Capability Enable Register, page 22.  
Revised Table 25 Page4 Register 21 EEE Capability Register, page 22.  
Revised Table 30 Page7 Register 19 , page 24.  
Added section 7.21 Page 7 Register 24 Spread Spectrum Clock Register, page 25.  
Revised section 8.1.2 Serial Management Interface, page 29.  
Revised section 8.7 Reset and Transmit Bias, page 38.  
Added section 8.13 Spread Spectrum Clock (SSC), page 43.  
Added Figure 21 MII Interface Setup/Hold Time Definitions, page 47.  
Added Figure 26 RMII Interface Setup, Hold Time, and Output Delay Time Definitions,  
page 49.  
Added Figure 28 MDC/MDIO Interface Setup, Hold Time, and Valid from MDC Rising Edge  
Time Definitions, page 51.  
1.3  
2011/07/14 Added Figure 1 Application Diagram, page 3.  
Revised Table 30 Page7 Register 19 Interrupt, WOL Enable, and LEDs Function Registers,  
page 24.  
Added Table 34 EEEPC1R (PCS Control 1 Register, MMD Device 3, Address 0x00), page 25.  
Added Table 35 EEEPS1R (PCS Status 1 Register, MMD Device 3, Address 0x01), page 26.  
Added section 8.4.1 LED and PHY Address, page 32.  
Added section 8.4.8 EEE LED, page 36.  
Revised section 8.7 Reset and Transmit Bias, page 38.  
1.4  
2011/11/30 Revised Figure 2 Block Diagram, page 4.  
Revised Table 4 Clock Interface, page 10 (CKXTAL2 pin revised from I to IO).  
Single-Chip/Port 10/100M Ethernet PHYceiver with Auto MDIX  
iii  
Track ID: JATR-2265-11 Rev. 1.4  

与RTL8201FL-VB-CG相关器件

型号 品牌 描述 获取价格 数据表
RTL8201FN-VB-CG REALTEK Ethernet Transceiver, CMOS, GREEN, MO-220, QFN-48

获取价格

RTL8201F-VB-CG REALTEK Ethernet Transceiver, CMOS, GREEN, MO-220, QFN-32

获取价格

RTL8201L ETC Layout guide

获取价格

RTL8201N REALTEK SINGLE-CHIP/PORT 10/100 FAST ETHERNET PHYCEIVER WITH AUTO MDIX

获取价格

RTL8201N-GR REALTEK SINGLE-CHIP/PORT 10/100 FAST ETHERNET PHYCEIVER WITH AUTO MDIX

获取价格

RTL8201N-GR_07 REALTEK SINGLE-CHIP/PORT 10/100 FAST ETHERNET PHYCEIVER WITH AUTO MDIX

获取价格