RTL8201F/RTL8201FL/RTL8201FN
Datasheet
REVISION HISTORY
Revision Release Date Summary
1.0
1.1
2010/12/17 First release.
2011/02/18 Revised to VB model.
Revised Table 22 Register 30 Interrupt Indicators and SNR Display Register, page 21.
Added interrupt function.
Added MMD Register Mapping and Definition section.
Revised section 8.2 Interrupt, page 31.
Revised Table 46 Absolute Maximum Ratings, page 44.
Revised 9.1.3 Power On and PHY Reset Sequence, page 45.
Revised Table 49 RMII Input Mode Power Dissipation (Whole System), page 46.
1.2
2011/04/21 Revised Figure 2 Block Diagram, page 4.
Revised Table 3 RMII Interface, page 10.
Revised Table 7 Device Configuration Interface, page 11.
Revised Table 9 Reset and Other Pins, page 14.
Revised Table 11 Register 0 Basic Mode Control Register, page 15.
Revised Table 15 Register 4 Auto-Negotiation Advertisement Register (ANAR), page 17.
Revised Table 20 Register 24, page 20.
Revised Table 24 Page4 Register 16 EEE Capability Enable Register, page 22.
Revised Table 25 Page4 Register 21 EEE Capability Register, page 22.
Revised Table 30 Page7 Register 19 , page 24.
Added section 7.21 Page 7 Register 24 Spread Spectrum Clock Register, page 25.
Revised section 8.1.2 Serial Management Interface, page 29.
Revised section 8.7 Reset and Transmit Bias, page 38.
Added section 8.13 Spread Spectrum Clock (SSC), page 43.
Added Figure 21 MII Interface Setup/Hold Time Definitions, page 47.
Added Figure 26 RMII Interface Setup, Hold Time, and Output Delay Time Definitions,
page 49.
Added Figure 28 MDC/MDIO Interface Setup, Hold Time, and Valid from MDC Rising Edge
Time Definitions, page 51.
1.3
2011/07/14 Added Figure 1 Application Diagram, page 3.
Revised Table 30 Page7 Register 19 Interrupt, WOL Enable, and LEDs Function Registers,
page 24.
Added Table 34 EEEPC1R (PCS Control 1 Register, MMD Device 3, Address 0x00), page 25.
Added Table 35 EEEPS1R (PCS Status 1 Register, MMD Device 3, Address 0x01), page 26.
Added section 8.4.1 LED and PHY Address, page 32.
Added section 8.4.8 EEE LED, page 36.
Revised section 8.7 Reset and Transmit Bias, page 38.
1.4
2011/11/30 Revised Figure 2 Block Diagram, page 4.
Revised Table 4 Clock Interface, page 10 (CKXTAL2 pin revised from I to IO).
Single-Chip/Port 10/100M Ethernet PHYceiver with Auto MDIX
iii
Track ID: JATR-2265-11 Rev. 1.4