5秒后页面跳转
RT54SX32S-1CQ256B PDF预览

RT54SX32S-1CQ256B

更新时间: 2024-09-25 06:08:51
品牌 Logo 应用领域
ACTEL 现场可编程门阵列可编程逻辑时钟
页数 文件大小 规格书
84页 658K
描述
RTSX-S RadTolerant FPGAs

RT54SX32S-1CQ256B 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:CERAMIC, QFP-256Reach Compliance Code:unknown
风险等级:5.87Is Samacsys:N
其他特性:32000 TYPICAL GATES AVAILABLE最大时钟频率:238 MHz
CLB-Max的组合延迟:1.2 nsJESD-30 代码:S-CQFP-F256
JESD-609代码:e0长度:36 mm
可配置逻辑块数量:1800等效关口数量:48000
输入次数:227逻辑单元数量:2880
输出次数:227端子数量:256
最高工作温度:125 °C最低工作温度:-55 °C
组织:1800 CLBS, 48000 GATES封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:QFF封装等效代码:TPAK256,3SQ,20
封装形状:SQUARE封装形式:FLATPACK
电源:2.5,3.3/5 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified筛选级别:MIL-STD-883 Class B
座面最大高度:3.9 mm子类别:Field Programmable Gate Arrays
最大供电电压:2.75 V最小供电电压:2.25 V
标称供电电压:2.5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:FLAT
端子节距:0.5 mm端子位置:QUAD
宽度:36 mmBase Number Matches:1

RT54SX32S-1CQ256B 数据手册

 浏览型号RT54SX32S-1CQ256B的Datasheet PDF文件第2页浏览型号RT54SX32S-1CQ256B的Datasheet PDF文件第3页浏览型号RT54SX32S-1CQ256B的Datasheet PDF文件第4页浏览型号RT54SX32S-1CQ256B的Datasheet PDF文件第5页浏览型号RT54SX32S-1CQ256B的Datasheet PDF文件第6页浏览型号RT54SX32S-1CQ256B的Datasheet PDF文件第7页 
v2.2  
RTSX-S RadTolerant FPGAs  
u
e
Designed for Space  
Features  
SEU-Hardened Registers Eliminate the Need to  
Implement Triple-Module Redundancy (TMR)  
Very Low Power Consumption (Up to 68 mW at  
Standby)  
Immune to Single-Event Upsets (SEU) to LETth  
3.3V and 5V Mixed Voltage  
Configurable I/O Support for 3.3V/5V PCI, LVTTL,  
TTL, and CMOS  
> 40 MeV-cm2/mg,  
SEU Rate < 10–10 Upset/Bit-Day in Worst-Case  
Geosynchronous Orbit  
5V Input Tolerance and 5V Drive Strength  
Slow Slew Rate Option  
Configurable Weak Resistor Pull-Up/Down for  
Tristated Outputs at Power-Up  
Up to 100 krad (Si) Total Ionizing Dose (TID)  
Parametric Performance Supported with Lot-  
Specific Test Data  
Hot-Swap  
Support  
Compliant  
with  
Cold-Sparing  
Single-Event Latch-Up (SEL) Immunity  
TM1019.5 Test Data Available  
QML Certified Devices  
Secure Programming Technology Prevents Reverse  
Engineering and Design Theft  
100% Circuit Resource Utilization with 100% Pin  
Locking  
Unique In-System Diagnostic and Verification  
Capability with Silicon Explorer II  
Low-Cost Prototyping Option  
Deterministic, User-Controllable Timing  
JTAG Boundary Scan Testing in Compliance with  
IEEE Standard 1149.1 – Dedicated JTAG Reset  
(TRST) Pin  
High Performance  
230 MHz System Performance  
310 MHz Internal Performance  
9.5 ns Input Clock to Output Pad  
Specifications  
0.25 µm Metal-to-Metal Antifuse Process  
48,000 to 108,000 Available System Gates  
Up to 2,012 SEU-Hardened Flip-Flops  
Up to 360 User-Programmable I/O Pins  
Table 1 RTSX-S Product Profile  
Device  
RT54SX32S  
RT54SX72S  
Capacity  
Typical Gates  
System Gates  
32,000  
48,000  
72,000  
108,000  
Logic Modules  
2,880  
1,800  
1,080  
6,036  
4,024  
2,012  
Combinatorial Cells  
SEU-Hardened Register Cells (Dedicated Flip-Flops)  
Maximum Flip-Flops  
Maximum User I/Os  
Clocks  
1,980  
227  
3
4,024  
360  
3
Quadrant Clocks  
Speed Grades  
0
4
Std., –1  
Std., –1  
Package (by pin count)  
CQFP  
CCGA  
CCLG  
208, 256  
256  
208, 256  
624  
November 2004  
i
© 2004 Actel Corporation  
See Actel’s website for the latest version of the datasheet  

与RT54SX32S-1CQ256B相关器件

型号 品牌 获取价格 描述 数据表
RT54SX32S-1CQ256E ACTEL

获取价格

RTSX-S RadTolerant FPGAs
RT54SX32S-1CQ256M ACTEL

获取价格

RTSX-S RadTolerant FPGAs
RT54SX32S-CC256B ACTEL

获取价格

RTSX-S RadTolerant FPGAs
RT54SX32S-CC256E ACTEL

获取价格

RTSX-S RadTolerant FPGAs
RT54SX32S-CC256M ACTEL

获取价格

RTSX-S RadTolerant FPGAs
RT54SX32S-CG256B ACTEL

获取价格

RTSX-S RadTolerant FPGAs
RT54SX32S-CG256E ACTEL

获取价格

RTSX-S RadTolerant FPGAs
RT54SX32S-CG256M ACTEL

获取价格

RTSX-S RadTolerant FPGAs
RT54SX32S-CQ256B ACTEL

获取价格

RTSX-S RadTolerant FPGAs
RT54SX32S-CQ256E ACTEL

获取价格

RTSX-S RadTolerant FPGAs