5秒后页面跳转
R1RW0408D PDF预览

R1RW0408D

更新时间: 2024-02-03 03:08:30
品牌 Logo 应用领域
瑞萨 - RENESAS 静态存储器
页数 文件大小 规格书
14页 86K
描述
4M High Speed SRAM (512-kword x 8-bit)

R1RW0408D 数据手册

 浏览型号R1RW0408D的Datasheet PDF文件第5页浏览型号R1RW0408D的Datasheet PDF文件第6页浏览型号R1RW0408D的Datasheet PDF文件第7页浏览型号R1RW0408D的Datasheet PDF文件第9页浏览型号R1RW0408D的Datasheet PDF文件第10页浏览型号R1RW0408D的Datasheet PDF文件第11页 
R1RW0408D Series  
Write Cycle  
R1RW0408D  
-2  
Parameter  
Symbol Min  
Max  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Notes  
Write cycle time  
tWC  
tAW  
tCW  
tWP  
tAS  
12  
8
Address valid to end of write  
Chip select to end of write  
Write pulse width  
8
9
8
6
7
8
Address setup time  
0
Write recovery time  
tWR  
tDW  
tDH  
0
Data to write time overlap  
Data hold from write time  
Write disable to output in low-Z  
Output disable to output in high-Z  
Write enable to output in high-Z  
6
0
tOW  
tOHZ  
tWHZ  
3
1
1
1
6
6
Notes: 1. Transition is measured ±200 mV from steady voltage with output load (B). This parameter is  
sampled and not 100% tested.  
2. Address should be valid prior to or coincident with CS# transition low.  
3. WE# and/or CS# must be high during address transition time.  
4. If CS# and OE# are low during this period, I/O pins are in the output state. Then, the data input  
signals of opposite phase to the outputs must not be applied to them.  
5. If the CS# low transition occurs simultaneously with the WE# low transition or after the WE#  
transition, output remains a high impedance state.  
6. tAS is measured from the latest address transition to the later of CS# or WE# going low.  
7. tWR is measured from the earlier of CS# or WE# going high to the first address transition.  
8. A write occurs during the overlap of a low CS# and a low WE#. A write begins at the latest  
transition among CS# going low and WE# going low. A write ends at the earliest transition  
among CS# going high and WE# going high. tWP is measured from the beginning of write to the  
end of write.  
9. tCW is measured from the later of CS# going low to the end of write.  
Rev.1.00, Mar.12.2004, page 8 of 12  

与R1RW0408D相关器件

型号 品牌 获取价格 描述 数据表
R1RW0408DGE-0PR RENESAS

获取价格

512KX8 STANDARD SRAM, 12ns, PDSO36, 0.400 INCH, PLASTIC, SOJ-36
R1RW0408DGE-2LR RENESAS

获取价格

4M High Speed SRAM (512-kword x 8-bit)
R1RW0408DGE-2PI RENESAS

获取价格

Wide Temperature Range Version 4M High Speed
R1RW0408DGE-2PR RENESAS

获取价格

4M High Speed SRAM (512-kword x 8-bit)
R1RW0408DI RENESAS

获取价格

Wide Temperature Range Version 4M High Speed
R1RW0408D-I RENESAS

获取价格

Wide Temperature Range Version 4M High-speed
R1RW0408D-R RENESAS

获取价格

4M High-speed SRAM (512-kword × 8-bit)
R1RW0416D RENESAS

获取价格

4M High Speed SRAM (256-kword x 16-bit)
R1RW0416DGE-0PI RENESAS

获取价格

Wide Temperature Range Version 4M High Speed
R1RW0416DGE-2LR RENESAS

获取价格

4M High Speed SRAM (256-kword x 16-bit)