5秒后页面跳转
PTN36502HQ PDF预览

PTN36502HQ

更新时间: 2024-03-03 10:08:57
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
58页 678K
描述
USB and DP Combo Redriver, SuperSpeed USB 3.1 Gen 1, DP V 1.2

PTN36502HQ 数据手册

 浏览型号PTN36502HQ的Datasheet PDF文件第4页浏览型号PTN36502HQ的Datasheet PDF文件第5页浏览型号PTN36502HQ的Datasheet PDF文件第6页浏览型号PTN36502HQ的Datasheet PDF文件第8页浏览型号PTN36502HQ的Datasheet PDF文件第9页浏览型号PTN36502HQ的Datasheet PDF文件第10页 
NXP Semiconductors  
PTN36502/PTN36502A  
Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver  
6 Pinning information  
6.1 Pinning  
D_IOP D_ION DRX1P DRX1N  
24  
23  
22  
21  
1
2
3
4
5
6
7
8
SCL/C1  
20  
19  
18  
17  
16  
15  
14  
13  
EN  
SDA/C2  
C_INP  
C_INN  
A_INP  
A_INN  
UAUXP  
UAUXN  
VDD18  
DTX1N  
DTX1P  
DTX2P  
DTX2N  
DAUXP  
PTN36502/  
PTN36502A  
GND  
DAUXN  
9
10  
11  
12  
B_IOP B_ION DRX2P DRX2N  
aaa-026906  
Figure 2.ꢀPTN36502/PTN36502A pinning (transparent top view)  
6.2 Pin description  
Table 3.ꢀPin description  
Symbol Pin  
Type  
Description  
1
SCL/C1  
Ternary open drain input/  
output  
When PTN36502/PTN36502A is operating in I2C mode, this pin is  
slave I2C clock pin, and external pull-up resistor to 1.8 V or 3.3 V is  
required.  
When PTN36502/PTN36502A is operating in GPIO mode, this  
pin has multiple functions depending on EN pin state, and is 1.8 V  
tolerant. Refer to Section 7.6 for more details.  
2
SDA/C2  
Ternary open drain input/  
output  
When PTN36502/PTN36502A is operating in I2C mode, this pin is  
slave I2C data pin, and external pull-up resistor to 1.8 V or 3.3 V is  
required.  
When PTN36502/PTN36502A is operating in GPIO mode, this  
pin has multiple functions depending on EN pin state, and is 1.8 V  
tolerant. Refer to Section 7.6 for more details.  
3
4
C_INP  
C_INN  
Self-biasing differential input Differential signal from high speed RX path. C_IP makes a  
differential pair with C_IN. The associated TX output pair is DTX1P  
and DTX1N  
5
6
A_INP  
A_INN  
Self-biasing differential input Differential signal from high speed RX path. A_IP makes a  
differential pair with A_IN. The associated TX output pair is DTX2P  
and DTX2N  
7
8
UAUXP  
UAUXN  
I/O  
Upstream AUX Channel I/O. When PTN36502/PTN36502A is  
placed in DFP application, these signals should be AC coupled as  
per DP spec  
PTN36502_PTN36502A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2018. All rights reserved.  
Product data sheet  
Rev. 3 — 28 September 2018  
7 / 58  
 
 
 
 
 

与PTN36502HQ相关器件

型号 品牌 描述 获取价格 数据表
PTN3700 NXP 1.8 V simple mobile interface link bridge IC

获取价格

PTN3700_11 NXP 1.8 V simple mobile interface link bridge IC Very low power profile

获取价格

PTN3700EG NXP 1.8 V simple mobile interface link bridge IC

获取价格

PTN3700EV NXP 1.8 V simple mobile interface link bridge IC

获取价格

PTN3700EV/G NXP IC SPECIALTY CONSUMER CIRCUIT, PBGA56, 4 X 4.50 MM, 0.65 MM HEIGHT, LEAD FREE, PLASTIC, SO

获取价格

PTN3700EV/G,118 NXP PTN3700 - 1.8 V simple mobile interface link bridge IC BGA 56-Pin

获取价格