5秒后页面跳转
PSD813F1V-15JIT PDF预览

PSD813F1V-15JIT

更新时间: 2024-10-01 19:27:35
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
110页 899K
描述
IC,FIELD PGM PERIPH,CMOS,LDCC,52PIN,PLASTIC

PSD813F1V-15JIT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
Reach Compliance Code:compliant风险等级:5.84
最长访问时间:1.5e-7 nsJESD-30 代码:S-PQCC-J52
JESD-609代码:e3端子数量:52
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC52,.8SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:3.3 V
认证状态:Not QualifiedROM大小(位):1310720 Bits
最大待机电流:0.0001 A子类别:Other Microprocessor ICs
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
紫外线可擦:NBase Number Matches:1

PSD813F1V-15JIT 数据手册

 浏览型号PSD813F1V-15JIT的Datasheet PDF文件第2页浏览型号PSD813F1V-15JIT的Datasheet PDF文件第3页浏览型号PSD813F1V-15JIT的Datasheet PDF文件第4页浏览型号PSD813F1V-15JIT的Datasheet PDF文件第5页浏览型号PSD813F1V-15JIT的Datasheet PDF文件第6页浏览型号PSD813F1V-15JIT的Datasheet PDF文件第7页 
PSD813F1V  
Flash in-system programmable (ISP) peripherals  
for 8-bit MCUs, 3.3 V  
NOT FOR NEW DESIGN  
FEATURES SUMMARY  
DUAL BANK FLASH MEMORIES  
Figure 1. Packages  
1 Mbit of Primary Flash Memory (8  
Uniform Sectors)  
256 Kbit Secondary EEPROM (4 Uniform  
Sectors)  
Concurrent operation: read from one  
memory while erasing and writing the  
other  
PQFP52 (M)  
16 Kbit SRAM  
PLD WITH MACROCELLS  
Over 3,000 Gates Of PLD: DPLD and  
CPLD  
DPLD - User-defined Internal chip-select  
decoding  
CPLD with 16 Output Macrocells (OMCs)  
and 24 Input Macrocells (IMCs)  
PLCC52 (J)  
TQFQ64 (U)  
27 RECONFIGURABLE I/Os  
27 individually configurable I/O port pins  
that can be used for the following  
functions:  
MCU I/Os;  
PLD I/Os;  
Latched MCU address output; and  
Special function I/Os.  
Note: 16 of the I/O ports may be  
HIGH ENDURANCE:  
configured as open-drain outputs.  
100,000 Erase/WRITE Cycles of Flash  
Memory  
ENHANCED JTAG SERIAL PORT  
Built-in JTAG-compliant serial port allows  
full-chip In-System Programmability (ISP)  
Efficient manufacturing allows for easy  
product testing and programming  
10,000 Erase/WRITE Cycles of EEPROM  
1,000 Erase/WRITE Cycles of PLD  
Data Retention: 15-year minimum at 90°C  
(for Main Flash, Boot, PLD and  
Configuration bits).  
PAGE REGISTER  
Internal page register that can be used to  
expand the microcontroller address space  
by a factor of 256.  
SINGLE SUPPLY VOLTAGE:  
3.3V 10ꢀ for PSD813F1V  
STANDBY CURRENT AS LOW AS 50µA  
Packages are ECOPACK  
PROGRAMMABLE POWER MANAGEMENT  
®
October 2008  
Rev 4  
1/110  
This is information on a product still in production but not recommended for new designs.  

与PSD813F1V-15JIT相关器件

型号 品牌 获取价格 描述 数据表
PSD813F1V-15M STMICROELECTRONICS

获取价格

IC,FIELD PGM PERIPH,CMOS,QFP,52PIN,PLASTIC
PSD813F1V-15MI STMICROELECTRONICS

获取价格

IC,FIELD PGM PERIPH,CMOS,QFP,52PIN,PLASTIC
PSD813F1V-15MT STMICROELECTRONICS

获取价格

IC,FIELD PGM PERIPH,CMOS,QFP,52PIN,PLASTIC
PSD813F1V-15U STMICROELECTRONICS

获取价格

PSD813F1V-15U, TQFP-64
PSD813F1V-15UI STMICROELECTRONICS

获取价格

IC,FIELD PGM PERIPH,CMOS,QFP,64PIN,PLASTIC
PSD813F1V-15UIT STMICROELECTRONICS

获取价格

IC,FIELD PGM PERIPH,CMOS,QFP,64PIN,PLASTIC
PSD813F1V-20JIT STMICROELECTRONICS

获取价格

PSD813F1V-20JIT
PSD813F1V-20JT STMICROELECTRONICS

获取价格

PSD813F1V-20JT
PSD813F1V-20M STMICROELECTRONICS

获取价格

PSD813F1V-20M
PSD813F1V-20MI STMICROELECTRONICS

获取价格

PSD813F1V-20MI