Overview
1.2
Block diagram
PXD20 Block Diagram
System
VREG
Debug
JTAG
Crossbar Masters
Z160
2D
GFX
e200z4d Core
(4 KB I-Cache)
DCU
Lite
Oscillator
Nexus
Class 3+
VIU2
DCU
TCON RSDS
FMPLL x 2
RTC/32 kHz
Oscillator
MMU
Interrupt
Controller
16-ch DMA
Crossbar Switch (XBAR)
Memory Protection Unit (MPU)
PIT
SWT
STM
2 MB
Flash
1 MB
Graphics PBRIDGE
SRAM
64 KB
SRAM
RLE
Decode
Quad
SPI V02
DRAM
Interface
Boot
Assist
Module
(BAM)
ECC
Crossbar Slaves
Communications I/O System
SSD
20-ch
ADC
10-bit
eMIOS A eMIOS B
16-ch 16-ch
3x
CAN
4x
UART/LIN
3x
SPI
4x
I2C
SGM
6x
SMD
ADC
– Analog-to-digital converter
RTC
– Real time clock
CAN
DCU
– Controller area network controller
– Display control unit
RSDS
SGM
– Reduced-swing differential sgnal interface
– Sound generator module
DMA
DRAM
ECC
– Direct memory access controller
– Dynamic random-access memory
– Error correction code
SMD SSD – Stepper motor driver/stepper stall detect
SPI
SRAM
STM
– Serial peripheral interface controller
– Sraric random-access memory
– System timer module
eMIOS
FMPLL
GFX
– Timed input/output
– Frequency-modulated phase-locked loop
– OpenVG graphics accelerator
– Inter-integrated circuit controller
– Joint Test Action Group interface
– Memory management unit
SWT
TCON
– Software watchdog timer
– Timing controller
I2C
UART/LIN – Universal asynchronous receiver/transmitter/
JTAG
MMU
local interconnect network
VIU2
VLE
VREG
– Video input unit
– Variable-length execution set
– Voltage regulator
PBRIDGE – Peripheral I/O bridge
PIT
RLE
– Periodic interrupt timer
– Run length encoding
Figure 1. PXD20 block diagram
PXD20 Microcontroller Data Sheet, Rev. 2
4
Preliminary—Subject to Change Without Notice
Freescale Semiconductor