Datasheet > PPXS1010VLU120R

PPXS1010VLU120R

更新时间： 2022-02-26 10:40:14

品牌	Logo	应用领域
飞思卡尔 - FREESCALE		微控制器
页数	文件大小	规格书
26页	128K
描述
32-bit Power ArchitectureÂ® Microcontrollers for Entry Level Display Solutions

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PPXS1010VLU120R 数据手册

Features

2.4.3

Display Control Unit (DCU)

The DCU is a display controller designed to drive TFT LCD displays capable of driving up to WQVGA

resolution screens with 16 layers and 4 planes with real time alpha-blending.

The DCU generates all the necessary signals required to drive the display: up to 24-bit RGB data bus, Pixel

Clock, Data Enable, Horizontal-Sync and Vertical-Sync.

Internal memory resource of the PXD10 allows to easily handle complex graphics contents (pictures,

icons, languages, fonts) on a color TFT panel in up to Wide Quarter Video Graphics Array (WQVGA)

sizes. All the data fetches from internal and/or external memory are performed by the internal four-channel

DMA of the DCU providing a high speed/low latency access to the system backbone.

Control Descriptors (CDs) associated with each layer enable effective merging of different resolutions into

one plane to optimize use of internal memory buffers. A layer may be constructed from graphic content of

various resolutions including 1bpp, 2bpp, 4bpp, 8bpp, 16bpp, 24bpp and 24bpp+alpha. The ability of the

DCU to handle input data in resolutions as low as 1bpp, 2bpp and 4bpp enables a highly efficient use of

internal memory resources of the PXD10. A special tiled mode can be enabled on any of the 16 layers to

repeat a pattern optimizing graphic memory usage.

A hardware cursor can be managed independently of the layers at blending level increasing the efficient

use of the internal DCU resources.

To secure the content of all critical information to be displayed, a safety mode can be activated to check

the integrity of critical data along the whole system data path from the memory to the TFT pads.

The DCU features the following:

•

Display color depth: up to 24 bpp

Generation of all RGB and control signals for TFT

Four-plane blending

Maximum number of Input Layers: 16 (fixed priority)

Dynamic look-up table (color and gamma look-up)

blending range: up to 256 levels

Transparency Mode

Gamma Correction

Tiled mode on all the layers

Hardware cursor

Critical display content integrity monitoring for functional safety support

Internal Direct Memory Access (DMA) module to transfer data from internal and/or external

memory.

PXD10 Product Brief, Rev. 1

Freescale Semiconductor

1...7 8 91011 12 13...26

中文翻译

下载PDF

与PPXS1010VLU120R相关器件

型号	品牌	描述	获取价格	数据表
PPXS1010VLU64R	FREESCALE	32-bit Power ArchitectureÂ® Microcontrollers	获取价格
PPXS2005VLQ120R	FREESCALE	32-bit Power ArchitectureÂ® Microcontrollers	获取价格
PPXS2005VLQ80R	FREESCALE	32-bit Power ArchitectureÂ® Microcontrollers	获取价格
PPXS2005VLT120R	FREESCALE	PXD20 Microcontroller	获取价格
PPXS2005VLT80R	FREESCALE	PXD20 Microcontroller	获取价格
PPXS2005VLU120R	FREESCALE	PXD20 Microcontroller	获取价格