PCM3070

更新时间： 2024-02-25 04:38:29

品牌	Logo	应用领域
德州仪器 - TI		解码器编解码器
页数	文件大小	规格书
41页	908K
描述
Stereo Audio Codec With Embedded miniDSP

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PCM3070 技术参数

生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.72	电信集成电路类型：	PCM CODEC
Base Number Matches：	1

PCM3070 数据手册

PCM3070

SLAS724 –FEBRUARY 2011

www.ti.com

Electrical Characteristics

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

(1)

VALUE

–0.3 to 2.2

–0.3 to 3.9

to IOVDD + 0.3

to AVdd + 0.3

–40 to 85

UNIT

AVdd to AVss

DVdd to DVss

IOVDD to IOVSS

LDOIN to AVss

Digital Input voltage

Analog input voltage

Operating temperature range

Storage temperature range

Junction temperature (T_JMax)

°C

105

(T_JMax – TA)/ θ_JA

QFN package (RHB)

Power dissipation

θ_JAThermal impedance

C/W

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating

conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

MIN NOM

MAX UNIT

LDOIN

AVdd

Power Supply Voltage Range

Referenced to AVss⁽¹⁾

1.9

1.95

1.5

1.8

IOVDD

DVdd⁽²⁾

Referenced to IOVSS⁽¹⁾

Referenced to DVss⁽¹⁾

3.6

1.95

PLL Input Frequency

Clock divider uses fractional divide

(D > 0), P=1, D_Vdd≥ 1.65V

MHz

Clock divider uses integer divide

(D = 0), P=1, D_Vdd≥ 1.65V

0.512

MCLK

Master Clock Frequency

MCLK; Master Clock Frequency; D_Vdd≥ 1.65V

MCLK; Master Clock Frequency; D_Vdd≥ 1.26V

SCL

SCL Clock Frequency

400

kHz

C_Lout

TOPR

Digital output load capacitance

Operating Temperature Range

–40

°C

(1) All grounds on board are tied together, so they should not differ in voltage by more than 0.2V max, for any combination of ground

signals.

(2) At DVdd values lower than 1.65V, the PLL does not function. Please see the Maximum PCM3070 Clock Frequencies table in the

PCM3070 Application Reference Guide (SLAU332) for details on maximum clock frequencies.

Submit Documentation Feedback

Product Folder Link(s): PCM3070

1...3 4 567 8 9...41

下载PDF

与PCM3070相关器件

型号	品牌	描述	获取价格	数据表
PCM3070_14	TI	Stereo Audio Codec	获取价格
PCM3070IRHBR	TI	Stereo Audio Codec With Embedded miniDSP	获取价格
PCM3070IRHBT	TI	Stereo Audio Codec With Embedded miniDSP	获取价格
PCM3070RHBT	TI	暂无描述	获取价格
PCM-3-10B	MERRIMAC	PHASE COMPARATORS	获取价格
PCM-3110C	ADVANTECH	PCMCIA Module	获取价格