5秒后页面跳转
PCA9554ABS,115 PDF预览

PCA9554ABS,115

更新时间: 2024-02-07 17:11:38
品牌 Logo 应用领域
恩智浦 - NXP PC外围集成电路
页数 文件大小 规格书
35页 592K
描述
PCA9554/PCA9554A - 8-bit I²C-bus and SMBus I/O port with interrupt QFN 16-Pin

PCA9554ABS,115 技术参数

Source Url Status Check Date:2013-06-14 00:00:00生命周期:Obsolete
零件包装代码:QFN包装说明:HVQCCN,
针数:16Reach Compliance Code:unknown
风险等级:5.78JESD-30 代码:S-PQCC-N16
JESD-609代码:e4长度:4 mm
I/O 线路数量:8端口数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE座面最大高度:1 mm
最大供电电压:5.5 V最小供电电压:2.3 V
标称供电电压:3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:NO LEAD
端子节距:0.65 mm端子位置:QUAD
宽度:4 mmuPs/uCs/外围集成电路类型:PARALLEL IO PORT, GENERAL PURPOSE
Base Number Matches:1

PCA9554ABS,115 数据手册

 浏览型号PCA9554ABS,115的Datasheet PDF文件第4页浏览型号PCA9554ABS,115的Datasheet PDF文件第5页浏览型号PCA9554ABS,115的Datasheet PDF文件第6页浏览型号PCA9554ABS,115的Datasheet PDF文件第8页浏览型号PCA9554ABS,115的Datasheet PDF文件第9页浏览型号PCA9554ABS,115的Datasheet PDF文件第10页 
PCA9554; PCA9554A  
NXP Semiconductors  
8-bit I2C-bus and SMBus I/O port with interrupt  
6.1.2 Register 0 - Input Port register  
This register is a read-only port. It reflects the incoming logic levels of the pins, regardless  
of whether the pin is defined as an input or an output by Register 3. Writes to this register  
have no effect.  
The default ‘X’ is determined by the externally applied logic level, normally ‘1’ when no  
external signal externally applied because of the internal pull-up resistors.  
Table 5.  
Register 0 - Input Port register bit description  
Bit  
7
Symbol  
Access  
Value  
Description  
I7  
I6  
I5  
I4  
I3  
I2  
I1  
I0  
read only  
read only  
read only  
read only  
read only  
read only  
read only  
read only  
X
X
X
X
X
X
X
X
determined by externally applied logic level  
6
5
4
3
2
1
0
6.1.3 Register 1 - Output Port register  
This register reflects the outgoing logic levels of the pins defined as outputs by Register 3.  
Bit values in this register have no effect on pins defined as inputs. Reads from this register  
return the value that is in the flip-flop controlling the output selection, not the actual pin  
value.  
Table 6.  
Register 1 - Output Port register bit description  
Legend: * default value.  
Bit  
7
Symbol  
O7  
Access  
Value  
1*  
Description  
R
R
R
R
R
R
R
R
reflects outgoing logic levels of pins defined as  
outputs by Register 3  
6
O6  
1*  
5
O5  
1*  
4
O4  
1*  
3
O3  
1*  
2
O2  
1*  
1
O1  
1*  
0
O0  
1*  
PCA9554_9554A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 9 — 19 March 2013  
7 of 35  
 
 

与PCA9554ABS,115相关器件

型号 品牌 描述 获取价格 数据表
PCA9554ABS,118 NXP 8-bit I2C-bus and SMBus I/O port with interrupt

获取价格

PCA9554ABS3 NXP 8-bit I2C-bus and SMBus I/O port with interrupt

获取价格

PCA9554ABS3,118 NXP 8-bit I2C-bus and SMBus I/O port with interrupt

获取价格

PCA9554AD NXP 8-bit I2C and SMBus I/O port with interrupt

获取价格

PCA9554AD,112 NXP 8-bit I2C-bus and SMBus I/O port with interrupt

获取价格

PCA9554AD,118 NXP 8-bit I2C-bus and SMBus I/O port with interrupt

获取价格