5秒后页面跳转
PALCE22V10-7JCT PDF预览

PALCE22V10-7JCT

更新时间: 2024-09-21 20:55:03
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟输入元件可编程逻辑
页数 文件大小 规格书
12页 253K
描述
Flash PLD, 7.5ns, CMOS, PQCC28, PLASTIC, LCC-28

PALCE22V10-7JCT 技术参数

生命周期:Obsolete零件包装代码:QLCC
包装说明:QCCJ,针数:28
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.4其他特性:10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK; VARIABLE PRODUCT TERMS
最大时钟频率:100 MHzJESD-30 代码:S-PQCC-J28
长度:11.5316 mm专用输入次数:11
I/O 线路数量:10端子数量:28
最高工作温度:75 °C最低工作温度:
组织:11 DEDICATED INPUTS, 10 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
可编程逻辑类型:FLASH PLD传播延迟:7.5 ns
认证状态:Not Qualified座面最大高度:4.572 mm
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL EXTENDED
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD宽度:11.5316 mm
Base Number Matches:1

PALCE22V10-7JCT 数据手册

 浏览型号PALCE22V10-7JCT的Datasheet PDF文件第2页浏览型号PALCE22V10-7JCT的Datasheet PDF文件第3页浏览型号PALCE22V10-7JCT的Datasheet PDF文件第4页浏览型号PALCE22V10-7JCT的Datasheet PDF文件第5页浏览型号PALCE22V10-7JCT的Datasheet PDF文件第6页浏览型号PALCE22V10-7JCT的Datasheet PDF文件第7页 
0
fax id: 6011  
PALCE22V10  
Flash Erasable,  
Reprogrammable CMOS PAL® Device  
5 ns t  
Features  
PD  
181-MHz state machine  
Low power  
— 10 ns military and industrial versions  
— 90 mA max. commercial (10 ns)  
— 130 mA max. commercial (5 ns)  
7 ns t  
CO  
6 ns t  
S
10 ns t  
PD  
CMOS Flash EPROM technology for electrical erasabil-  
ity and reprogrammability  
110-MHz state machine  
— 15-ns commercial, industrial, and military versions  
— 25-ns commercial, industrial, and military versions  
High reliability  
Variable product terms  
— 2 x(8 through 16) product terms  
User-programmable macrocell  
— Output polarity control  
— Proven Flash EPROM technology  
— 100% programming and functional testing  
— Individually selectable for registered or combinato-  
rial operation  
Functional Description  
Up to 22 input terms and 10 outputs  
DIP, LCC, and PLCC available  
— 5 ns commercial version  
The Cypress PALCE22V10 is a CMOS Flash Erasable sec-  
ond-generation programmable array logic device. It is imple-  
mented with the familiar sum-of-products (AND-OR) logic  
structure and the programmable macrocell.  
4 ns t  
3 ns t  
CO  
S
Logic Block Diagram (PDIP/CDIP)  
V
I
I
I
I
I
I
I
I
I
I
CP/I  
1
SS  
12  
11  
10  
9
8
7
6
5
4
3
2
PROGRAMMABLE  
AND ARRAY  
(132 X 44)  
8
10  
12  
14  
16  
16  
14  
12  
10  
8
Reset  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Preset  
13  
I
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
I/O  
9
I/O  
8
I/O  
7
I/O  
6
I/O  
5
I/O  
4
I/O  
3
I/O  
2
I/O  
1
I/O  
0
V
CC  
PLCC  
Top View  
LCC  
Top View  
Pin Configuration  
CE22V10–1  
4
3
2
1
2827 26  
25  
4
3 2 1 282726  
I
I
I
5
6
7
8
9
10  
11  
25 I/O  
24 I/O  
23 I/O  
2
3
4
5
6
7
8
9
I
I
I
I/O  
I/O  
I/O  
2
3
4
24  
23  
22  
21  
20  
19  
22  
NC  
I
I
I
N/C  
NC  
I
I
I
N/C  
21 I/O  
20 I/O  
19 I/O  
5
6
7
I/O  
I/O  
I/O  
5
6
7
10  
11  
121314 1516 1718  
12131415161718  
CE22V10–3  
CE22V10–2  
PAL is a registered trademark of Advanced Micro Devices.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
March 1995 - Revised September 1996  

与PALCE22V10-7JCT相关器件

型号 品牌 获取价格 描述 数据表
PALCE22V10-7PC CYPRESS

获取价格

Flash-erasable Reprogrammable CMOS PAL Device
PALCE22V10H-10E5/B3A ETC

获取价格

Electrically-Erasable PLD
PALCE22V10H-10E5/BKA ETC

获取价格

Electrically-Erasable PLD
PALCE22V10H-10E5/BLA ETC

获取价格

Electrically-Erasable PLD
PALCE22V10H-10JC/4 LATTICE

获取价格

EE PLD, 10ns, CMOS, PQCC28,
PALCE22V10H-10JC/5 LATTICE

获取价格

24-Pin EE CMOS (Zero Power) Versatile PAL Device
PALCE22V10H-10JC/5 ROCHESTER

获取价格

EE PLD, 10 ns, PQCC28, PLASTIC, LCC-28
PALCE22V10H-10JI/5 LATTICE

获取价格

24-Pin EE CMOS (Zero Power) Versatile PAL Device
PALCE22V10H-10JI/5 ROCHESTER

获取价格

EE PLD, 10ns, PQCC28, PLASTIC, LCC-28
PALCE22V10H-10PC/4 LATTICE

获取价格

EE PLD, 10ns, CMOS, PDIP24,