Datasheet > P4C1256L-55L28M

P4C1256L-55L28M

更新时间： 2025-07-16 08:28:07

品牌	Logo	应用领域
PYRAMID		静态存储器
页数	文件大小	规格书
12页	919K
描述
STANDARD SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

P4C1256L-55L28M 数据手册

P4C1256L

LOW POWER 32K X 8

STATIC CMOS RAM

FEATURES

V_CCCurrent (Commercial/Industrial)

— Operating: 70mA/85mA

— CMOS Standby: 100µA/100µA

Three-State Outputs

Fully TTL Compatible Inputs and Outputs

Advanced CMOS Technology

Automatic Power Down

Packages

— 28-Pin 600 mil DIP

Access Times

—55/70/85

— 28-Pin 300 mil CERDIP

— 28-Pin 300 mil Narrow Body SOP

— 28-Pin 330 mil SOP

— 28-Pin LCC (350x550mil)

— 32-Pin LCC (450x550mil)

Single 5 Volts ±10% Power Supply

Easy Memory Expansion Using CE and OE Inputs

Common Data I/O

DESCRIPTION

The P4C1256L is a 262,144-bit low power CMOS

static RAM organized as 32Kx8. The CMOS memory

requires no clocks or refreshing, and has equal access

and cycle times. Inputs are fully TTL-compatible. The

RAM operates from a single 5V±10% tolerance power

supply.

with matching access and cycle times. Memory locations

are speciﬁed on address pinsA₀toA₁₄. Reading is accom-

plished by device selection (CE and output enabling (OE)

while write enable (WE) remains HIGH. By presenting the

address under these conditions, the data in the addressed

memory location is presented on the data input/output pins.

The input/output pins stay in the HIGH Z state when either

CE or OE is HIGH or WE is LOW.

Access times of 55 ns and 70 ns are available. CMOS is

utilized to reduce power consumption to a low level.

The P4C1256L device provides asynchronous operation

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATIONS

DIP (P6, D5-2), SOP (S11-2, S11-3)

TOP VIEW

LCC PIN CONFIGURATIONS AT END OF DATASHEET

Document # SRAM121 REV G

Revised July 2012

12 3 4 5 6 7...12

中文翻译

下载PDF

与P4C1256L-55L28M相关器件

型号	品牌	获取价格	描述	数据表
P4C1256L-55L28MBLF	PYRAMID	获取价格	STANDARD SRAM
P4C1256L-55L28MLF	PYRAMID	获取价格	STANDARD SRAM
P4C1256L-55L32ILF	PYRAMID	获取价格	Standard SRAM, 32KX8, 55ns, CMOS, 0.450 X 0.550 INCH, ROHS COMPLIANT, LCC-32
P4C1256L-55L32MB	PYRAMID	获取价格	Standard SRAM, 32KX8, 55ns, CMOS, 0.450 X 0.550 INCH, LCC-32
P4C1256L-55L32MBLF	PYRAMID	获取价格	STANDARD SRAM
P4C1256L-55L32MLF	PYRAMID	获取价格	Standard SRAM, 32KX8, 55ns, CMOS, 0.450 X 0.550 INCH, ROHS COMPLIANT, LCC-32
P4C1256L-55P6C	PYRAMID	获取价格	Standard SRAM, 32KX8, 55ns, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28
P4C1256L-55P6ILF	PYRAMID	获取价格	Standard SRAM, 32KX8, 55ns, CMOS, PDIP28, 0.600 INCH, ROHS COMPLIANT, PLASTIC, DIP-28
P4C1256L-55P6M	PYRAMID	获取价格	Standard SRAM, 32KX8, 55ns, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28
P4C1256L-55P6MB	PYRAMID	获取价格	Standard SRAM, 32KX8, 55ns, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28