5秒后页面跳转
N74F569D PDF预览

N74F569D

更新时间: 2024-01-07 01:54:07
品牌 Logo 应用领域
恩智浦 - NXP 计数器触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
14页 131K
描述
4-bit bidirectional binary synchronous counter 3-State

N74F569D 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP20,.3Reach Compliance Code:unknown
风险等级:5.92计数方向:BIDIRECTIONAL
JESD-30 代码:R-PDIP-T20JESD-609代码:e0
负载/预设输入:YES逻辑集成电路类型:BINARY COUNTER
最大频率@ Nom-Sup:45000000 Hz最大I(ol):0.024 A
工作模式:SYNCHRONOUS功能数量:1
端子数量:20最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:5 V
最大电源电流(ICC):62 mA子类别:Counters
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL

N74F569D 数据手册

 浏览型号N74F569D的Datasheet PDF文件第1页浏览型号N74F569D的Datasheet PDF文件第3页浏览型号N74F569D的Datasheet PDF文件第4页浏览型号N74F569D的Datasheet PDF文件第5页浏览型号N74F569D的Datasheet PDF文件第6页浏览型号N74F569D的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
4-bit bidirectional binary synchronous counter (3-State)  
74F569  
FEATURES  
PIN CONFIGURATION  
4-bit bidirectional counting – binary counter  
VCC  
19 TC  
U/D  
CP  
D0  
1
2
3
4
5
20  
Synchronous counting and loading  
Look ahead carry capability for easy cascading  
Preset capability for programmable operation  
Master Reset (MR) overrides all other inputs  
Synchronous Reset (SR) overrides counting and parallel loading  
CC  
OE  
Q0  
Q1  
Q2  
18  
17  
16  
D1  
D2  
D3  
6
7
15  
14  
13  
12  
11  
CEP  
MR  
SR  
Clock Carry (CC) output to be used as a clock for flip-flops,  
Q3  
8
register and counters  
9
CET  
PE  
3-State outputs for bus organized systems  
10  
GND  
DESCRIPTION  
SF01072  
The 74F569 is a fully synchronous Up/Down binary counter. It  
features preset capabilities for programmable operation, carry look  
ahead for programmable operation, carry look ahead for easy  
cascading, and U/D input to control the direction of counting. For  
maximum flexibility there are both Synchronous and Master Reset  
inputs as well as both Clocked Carry (CC) and Terminal Count (TC)  
outputs. All state changes except Master Reset are initiated by  
rising edge of the clock. A High signal on the Output Enable (OE)  
input forces the output buffers into the high impedance state but  
does not prevent counting, resetting or parallel loading.  
TYPICAL  
SUPPLY CURRENT  
(TOTAL)  
TYPE  
TYPICAL f  
MAX  
74F569  
115MHz  
40mA  
ORDERING INFORMATION  
ORDER CODE  
PKG.  
DWG. #  
COMMERCIAL RANGE  
DESCRIPTION  
V
CC  
= 5V ±10%,  
T
amb  
= 0°C to +70°C  
20-pin plastic DIP  
20-pin plastic SO  
N74F569N  
SOT146-1  
SOT163-1  
N74F569D  
LOGIC SYMBOL  
LOGIC SYMBOL (IEEE/IEC)  
CTR DIV 10  
3
4
5
6
17  
EN10  
1
D
D
D
D
3
0
1
2
M1[UP]  
11  
PE  
M2[DOWN]  
1
2
U/D  
CP  
2
C5/1,4,7,8+/2,4,7,8–  
CC  
TC  
Z6  
18  
19  
CEP  
7
12  
18  
19  
G7  
6,7,8,9  
CET  
MR  
12  
7
G8  
1,7(CT=15)G9  
8
9
5CT=0  
M3[LOAD]  
SR  
OE  
2,7(CT=0)G9  
9
11  
Q
Q
Q
Q
3
17  
0
1
2
M4[COUNT]  
CT=0  
8
3
V
= Pin 20  
CC  
16  
15  
14  
13  
GND = Pin 10  
SF01056  
16  
10  
3,5D  
4
5
15  
14  
13  
6
SF01057  
2
1996 Jan 05  
853–0376 16193  

与N74F569D相关器件

型号 品牌 描述 获取价格 数据表
N74F569DB ETC Synchronous Up/Down Counter

获取价格

N74F569D-T ETC Synchronous Up/Down Counter

获取价格

N74F569N NXP 4-bit bidirectional binary synchronous counter 3-State

获取价格

N74F573D NXP Octal transparent latch 3-State

获取价格

N74F573D YAGEO Bus Driver, F/FAST Series, 1-Func, 8-Bit, True Output, TTL, PDSO20

获取价格

N74F573D,602 NXP 74F573 - Octal transparent latch (3-State) SOP 20-Pin

获取价格