Datasheet > N02L83W2A

N02L83W2A

更新时间： 2022-12-16 18:17:28

品牌	Logo	应用领域
安森美 - ONSEMI		静态存储器
页数	文件大小	规格书
10页	170K
描述
2Mb Ultra-Low Power Asynchronous CMOS SRAM 256K × 8 bit

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

N02L83W2A 数据手册

N02L83W2A

Absolute Maximum Ratings

Item

Symbol

V_IN,OUT

V_CC

Rating

–0.3 to V_CC+0.3

–0.3 to 4.5

500

Unit

Voltage on any pin relative to V_SS

Voltage on V_CCSupply Relative to V_SS

Power Dissipation

P_D

^oC

T_STG

Storage Temperature

–40 to 125

T_A

Operating Temperature

-40 to +85

260^oC, 10sec

T_SOLDER

Soldering Temperature and Time

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional

operation of the device at these or any other conditions above those indicated in the operating section of this specification is not

implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

Typ¹

Item

Symbol

Test Conditions

Min.

Max

Unit

V_CC

V_DR

V_IH

V_IL

Supply Voltage

Data Retention Voltage

Input High Voltage

2.3

1.8

3.0

3.6

Chip Disabled³

_CC+0.3

1.8

Input Low Voltage

–0.3

0.6

V_OH

V_OL

I_LI

I_OH= 0.2mA

I_OL= -0.2mA

V_CC–0.2

Output High Voltage

Output Low Voltage

Input Leakage Current

Output Leakage Current

0.2

0.5

V_IN= 0 to V_CC

µA

I_LO

OE = V_IHor Chip Disabled

V_CC=3.6 V, V_IN=V_IHor V_IL

Chip Enabled, I_OUT= 0

Read/Write Operating Supply Current

I_CC1

I_CC2

2.0

4.0

@ 1 µs Cycle Time²

V_CC=3.6 V, V_IN=V_IHor V_IL

Chip Enabled, I_OUT= 0

Read/Write Operating Supply Current

12.0

16.0

@ 70 ns Cycle Time²

Page Mode Operating Supply Current

@ 70 ns Cycle Time²(Refer to Power

Savings with Page Mode Operation

diagram)

V_CC=3.6 V, V_IN=V_IHor V_IL

Chip Enabled, I_OUT= 0

I_CC3

4.0

2.0

V_CC=3.6 V, V_IN=V_IHor V_IL

Chip Enabled, I_OUT= 0,

f = 0

Read/Write Quiescent Operating Sup-

ply Current³

I_CC4

3.0

V_IN= V_CCor 0V

Maximum Standby Current³

Chip Disabled

I_SB1

20.0

10.0

µA

t_A= 85^oC, V_CC= 3.6 V

V_CC= 1.8V, V_IN= V_CCor 0

Chip Disabled, t_A= 85^oC

Maximum Data Retention Current³

I_DR

1. Typical values are measured at Vcc=Vcc Typ., T_A=25°C and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive

output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled (CE1 high or CE2 low). In order to achieve low standby current all

inputs must be within 0.2 volts of either VCC or VSS.

Rev. 8 | Page 3 of 10 | www.onsemi.com

1 234 5 6 7...10

下载PDF

与N02L83W2A相关器件

型号	品牌	描述	获取价格	数据表
N02L83W2AN25I	ONSEMI	2Mb Ultra-Low Power Asynchronous CMOS SRAM 25	获取价格
N02L83W2AN25IT	ONSEMI	2Mb Ultra-Low Power Asynchronous CMOS SRAM 25	获取价格
N02L83W2AN5I	ONSEMI	2Mb Ultra-Low Power Asynchronous CMOS SRAM 25	获取价格
N02L83W2AN5IT	ONSEMI	2Mb Ultra-Low Power Asynchronous CMOS SRAM 25	获取价格
N02L83W2AT25I	ONSEMI	2Mb Ultra-Low Power Asynchronous CMOS SRAM 25	获取价格
N02L83W2AT25IT	ONSEMI	2Mb Ultra-Low Power Asynchronous CMOS SRAM 25	获取价格