2SHUDWLRQDOꢁ&KDUDꢀWHULVWLꢀV
08$$ꢁ5RXWLQJꢁ&Rꢉ3URꢀHVVRUꢁꢂ5&3ꢇꢁ)DPLO\
ꢎ0)ꢀꢌ0DWꢁKꢀ)ODJꢂꢀ2XWSXWꢍꢀ
7',ꢀꢌ-7$*ꢀ7HVWꢀ'DWDꢀ,QSXWꢂꢀ,QSXWꢍꢀ
The /MF output indicates whether a match was found. The
JTAG interface is able to set /MF to HIGH-Z.
The TDI input is the Test Data input. Internally pulled up
with 25K minimum.
ꢎ7567ꢀꢌ-7$*ꢀ5HVHWꢂꢀ,QSXWꢍꢀ
7'2ꢀꢌ-7$*ꢀ7HVWꢀ'DWDꢀ2XWSXWꢂꢀ2XWSXWꢍꢀ
The /TRST is the Test Reset pin. Internally pulled up with
25K minimum. Must be tied to /RESET or tied LOW
when not in use.
The TDO output is the Test Data output.
9&&ꢂꢀ*1'ꢀ
These pins are the power supply connection to the MUAA
RCP. VCC must meet the voltage supply requirements in
the Operating Conditions section relative to the GND pins,
which are at 0 Volts (system reference potential), for
correct operation of the device. All the ground and power
pins must be connected to their respective planes with
adequate bulk and high frequency bypassing capacitors in
close proximity to the device.
ꢎ7&/.ꢀꢌ-7$*ꢀ7HVWꢀ&ORꢁNꢂꢀ,QSXWꢍꢀ
The /TCLK input is the Test Clock input. Must be tied at a
valid logic level when not in use.
706ꢀꢌ-7$*ꢀ7HVWꢀ0RGHꢀ6HOHꢁWꢂꢀ,QSXWꢍꢀ
The TMS input is the Test Mode Select input. Internally
pulled up with 25K minimum.
23(5$7,21$/ꢀ&+$5$&7(5,67,&6
whereas
a search just returns RAM. Where the
/RDGLQJꢀDQGꢀ8QORDGLQJ
CAM/RAM partition does not lie on a port width
boundary the last word of the read may contain undefined
data in the most significant bits. The number of unload
cycles actually completed is optional.
In order to keep data alignment simple, the number of
words to be loaded and unloaded for each operation is kept
consistent for each CAM/RAM partition configuration and
the width of the port.
The DOUT register stores the results of operations from
the asynchronous processor port. Search results are
obtained by repeated reads of DOUT until all RAM data is
read. When performed from the processor port, READ
LQUEUE and READ AQUEUE return the first segment
of CAM data on the cycle that requests the operation;
additional CAM and RAM segments are obtained by
repeated reads of the DOUT register.
Tables 1 and 2 show the cycle sequence and CAM/RAM
bit mappings for 32- and 16-bit bus modes. The bus may
be selected for each port independently. Table 3 shows
whether CAM, RAM or both types of segments are used
on input or output cycles for each operation.
Loads always start right aligned from the least significant
word, CAM partition first, followed by RAM if necessary.
Most instructions do not require the entire 80 bits to be
loaded.
Loading is flow controlled on the synchronous DIN port
with the DINREADY signal, which is HIGH when data is
accepted by the DIN port. On the Processor port the
PROCREADY signal is HIGH when the current write
cycle may complete.
CAM data is required as an input for all operations except
READ LQUEUE and READ AQUEUE. The use of RAM
data is optional (i.e., it is not necessary to perform all
RAM cycles when inputting data). However, the user must
be aware that INSERT and LEARN operations will
over-write RAM data. Therefore, the application should
remain consistent in the number of RAM bits used for
these operations.
2SHUDWLRQV
On the synchronous port, operations are started on the
CLK cycle in which the requested Op-Code is written. On
the processor port operations are started when the chosen
operation register is written. The user should use the flow
control mechanisms to determine when results are avail-
able. On the synchronous port the /DOUTVALID signal is
asserted for one CLK cycle when new data is written to
the DOUT port. The processor port will assert its
PROCREADY signal on the CLK edge that data is avail-
able. Note that there is no internal flow control from the
sync DOUT port back to the sync DIN port. The DOUT
data is overwritten if it is not unloaded.
All CAM and RAM segment writes except the last use the
LOAD instruction. The last segment of data uses the
instruction for the desired operation.
Depending on the operation, unloads either start from the
right aligned, least significant word of CAM followed by
the right aligned, least significant word of RAM or just
from the right aligned, least significant word of RAM. For
instance, a QUEUE read returns CAM then RAM,
5HYꢆꢀꢇ
ꢏ
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
