6/2014
Selectable Very High Frequency LP/BP Filter
Data Sheet
Pin Description MSVHFS2/4
Pin Description MSVHFS1/3/5/6
1. TYPE
2. S2
3. CLK
4. G
Filter Response Select Pin.
1.. FSEL
2. OUT
3 TYPE
4. CLK
5. VDD
Filter Select
Filter Output
Input Multiplexor Select Pin
Square Wave Clock Input
Gain Select Pin
Positive Power Supply,Typically
+1.5 Volts for Split Supply, +3.0
Volts for Single Supply
Power Down Pin, CMOS level,
Hi = Power Down
Negative Power Supply,Typically
-1.5 Volts for Split Supply, 0
Volts for Single Supply
Clock to Corner Select Pin
GND Pin, OV for Split Supplies
+1.5 Volts Typical for Single
Supply
Filter Response Select Pin.
Square Wave Clock Input
Positive Power Supply,Typically
+1.5 Volts for Split Supply, +3.0
Volts for Single Supply
Negative Power Supply,Typically
-1.5 Volts for Split Supply, 0
Volts for Single Supply
GND Pin, OV for Split Supplies
+1.5 Volts Typical for Single
Supply
5. VDD
6. PD
6, VSS
7. AGND
8. FIN
7, VSS
8. F0
9. GND
Filter Input
Pin Configuration MSVHFS1/3/5/6
10. FIN1
11. FIN2
12. FIN3
13. FIN4
14. FSEL
Filter Input 1
Filter Input 2
Filter Input 3
Filter Input 4
Filter Select
2 = Bandpass; 0= Lowpass
Filter Output
FSEL
OUT
TYPE
CLK
IN
1
2
3
8
GND
7
VSS
6
VDD
4
5
15. OUT
16 S1
Input Multiplexor Select Pin
Pin Configuration MSVHFS2/4
Ordering Information
TYPE
S2
S1
1
2
3
16
15
Part Number
MSVHFS1N
MSVHFS2N
MSVHFS3N
MSVHFS4N
MSVHFS5N
MSVHFS6N
Package
SOIC-8
SOIC-16
SOIC-8
SOIC-16
SOIC-8
SOIC-8
Operating Tempeature
OUT
o
o
-40 to +85 C
o o
-40 to +85 C
CLK
G
FSEL
FIN4
14
13
12
o
o
-40 to +85 C
4
5
o
o
-40 to +85 C
FIN3
FIN2
VDD
PD
o
o
-40 to +85 C
o
o
11
-40 to +85 C
6
FIN1
10
9
VSSA
FO
7
All packages are 150 mil wide (Narrow SOIC)
AGND
8
Web Site “www.mix-sig.com” ©2011-2014 Mixed Signal Integration
5