5秒后页面跳转
MS6258SSTR PDF预览

MS6258SSTR

更新时间: 2024-01-31 05:37:43
品牌 Logo 应用领域
茂升 - MOSA /
页数 文件大小 规格书
12页 673K
描述
Gain and Attenuation Volume Controller IC 4 Sets of Stereo Input, Low voltage Gain and Attenuation 15~-79dB

MS6258SSTR 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknown风险等级:5.84
Base Number Matches:1

MS6258SSTR 数据手册

 浏览型号MS6258SSTR的Datasheet PDF文件第3页浏览型号MS6258SSTR的Datasheet PDF文件第4页浏览型号MS6258SSTR的Datasheet PDF文件第5页浏览型号MS6258SSTR的Datasheet PDF文件第7页浏览型号MS6258SSTR的Datasheet PDF文件第8页浏览型号MS6258SSTR的Datasheet PDF文件第9页 
MS6258  
MOSA  
Gain And Attenuation Volume Controller IC  
Acknowledge  
During the Acknowledge clock pulse, the master (up) put a resistive HIGH level on the SDA line. The peripheral  
(audio processor) that acknowledges has to pull-down (LOW) the SDA line during the Acknowledge clock pulse so that  
the SDA line is in a stable LOW state during this clock pulse. Please refer to the diagram below.  
SCL  
1
2
3
7
8
9
SDA  
MSB  
Acknowledge  
Start  
The audio processor that has been addressed has to generate an Acknowledge after receiving each byte, otherwise,  
the SDA line will remain at the HIGH level during the ninth (9th) clock pulse. In this case, the master transmitter can  
generate the STOP information in order to abort the transfer.  
Timing of SDA and SCL bus lines  
SDA  
tf  
tSU;DAT  
tLOW  
tBUF  
t
f
t
r
tr  
tHD;STA  
t
SP  
SCL  
tHD;STA  
tSU;STA  
tSU;STO  
tHIGH  
S
tHD;DAT  
Sr  
P
S
Standard mode  
Symbol  
Min  
Max  
Unit  
Parameter  
fSCL  
SCL clock frequency  
Hold time (repeated) START condition.  
After this period, the first clock pulse is generated  
0
100  
kHz  
tHD:STA  
4.0  
-
us  
tLOW  
LOW period of the SCL clock  
4.7  
4.0  
4.7  
-
-
-
us  
us  
us  
tHIGH  
tSU:STA  
HIGH period of the SCL clock  
Set-up time for a repeated START condition  
Data hold time:  
tHD:DAT  
0
3.45  
us  
For I2C-bus devices  
tSU:DAT  
tr  
Data-set-up time  
250  
-
-
1000  
300  
-
ns  
ns  
ns  
us  
us  
pF  
Rise time of both SDA and SCL signals  
Fall time of both SDA and SCL signals  
Set-up time for STOP condition  
tf  
-
tSU:STO  
tBUF  
Cb  
4.0  
4.7  
-
Bus free time between a STOP and START condition  
Capacitive load for each bus line  
-
400  
Noise margin at the LOW level for each connected device (including  
hysteresis)  
VnL  
VnH  
0.1VDD  
0.2VDD  
-
-
V
V
Noise margin at the HIGH level for each connected device (including  
hysteresis)  
REV 1  
6
www.mosanalog.com.tw  

与MS6258SSTR相关器件

型号 品牌 描述 获取价格 数据表
MS6258SSU MOSA Gain and Attenuation Volume Controller IC 4 Sets of Stereo Input, Low voltage Gain and Att

获取价格

MS6258TR MOSA Gain and Attenuation Volume Controller IC 4 Sets of Stereo Input, Low voltage Gain and Att

获取价格

MS6258U MOSA Gain and Attenuation Volume Controller IC 4 Sets of Stereo Input, Low voltage Gain and Att

获取价格

MS6260 MOSA Gain and Attenuation Volume Controller IC One Set of Stereo Input, Low voltage Gain and At

获取价格

MS6260_1 MOSA Gain and Attenuation Volume Controller IC One Set of Stereo Input, Low voltage Gain and At

获取价格

MS6260MGTR MOSA Gain and Attenuation Volume Controller IC One Set of Stereo Input, Low voltage Gain and At

获取价格