5秒后页面跳转
MMDP-67204FV-30 PDF预览

MMDP-67204FV-30

更新时间: 2024-01-19 05:41:49
品牌 Logo 应用领域
TEMIC 先进先出芯片内存集成电路
页数 文件大小 规格书
20页 344K
描述
FIFO, 4KX9, 30ns, Asynchronous, CMOS, CDFP28, 0.400 INCH, FP-28

MMDP-67204FV-30 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:DFP
包装说明:DFP, FL28,.4针数:28
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.78
最长访问时间:30 ns最大时钟频率 (fCLK):25 MHz
周期时间:40 nsJESD-30 代码:R-XDFP-F28
JESD-609代码:e0长度:18.288 mm
内存密度:36864 bit内存集成电路类型:OTHER FIFO
内存宽度:9功能数量:1
端子数量:28字数:4096 words
字数代码:4000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:4KX9可输出:NO
封装主体材料:UNSPECIFIED封装代码:DFP
封装等效代码:FL28,.4封装形状:RECTANGULAR
封装形式:FLATPACK并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not Qualified座面最大高度:3.3 mm
最大待机电流:0.005 A子类别:FIFOs
最大压摆率:0.11 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10.16 mmBase Number Matches:1

MMDP-67204FV-30 数据手册

 浏览型号MMDP-67204FV-30的Datasheet PDF文件第2页浏览型号MMDP-67204FV-30的Datasheet PDF文件第3页浏览型号MMDP-67204FV-30的Datasheet PDF文件第4页浏览型号MMDP-67204FV-30的Datasheet PDF文件第5页浏览型号MMDP-67204FV-30的Datasheet PDF文件第6页浏览型号MMDP-67204FV-30的Datasheet PDF文件第7页 
Features  
First-in first-out dual port memory  
4096 y 9 organisation  
Fast Flag and access times: 15, 30 ns  
Wide temperature range: - 55°C to + 125°C  
Fully expandable by word width or depth  
Asynchronous read/write operations  
Empty, full and half flags in single device mode  
Retransmit capability  
Bi-directional applications  
Battery back-up operation: 2V data retention  
TTL compatible  
Single 5V + 10% power supply  
QML Q and V with SMD 5962-89568  
Rad Tolerant  
High Speed  
4 K x 9  
Description  
The M67204F implements a first-in first-out algorithm, featuring asynchronous  
read/write operations. The FULL and EMPTY flags prevent data overflow and under-  
flow. The Expansion logic allows unlimited expansion in word size and depth with no  
timing penalties. Twin address pointers automatically generate internal read and write  
addresses, and no external address information are required for the Atmel FIFOs.  
Address pointers are automatically incremented with the write pin and read pin. The 9  
bits wide data are used in data communications applications where a parity bit for  
error checking is necessary. The Retransmit pin reset the Read pointer to zero without  
affecting the write pointer. This is very useful for retransmitting data when an error is  
detected in the system.  
Parallel FIFO  
M67204F  
Using an array of eight transistors (8 T) memory cell, the M67204F combine an  
extremely low standby supply current (typ = 0.1 µA) with a fast access time at 15 ns  
over the full temperature range. All versions offer battery backup data retention capa-  
bility with a typical power consumption at less than 2 µW.  
The M67204F is processed according to the methods of the latest revision of the MIL  
PRF 38535 (Q and V) or ESA SCC 9000.  
Rev. E–20-Aug-01  
1

与MMDP-67204FV-30相关器件

型号 品牌 获取价格 描述 数据表
MMDP-67204FV-30/883 TEMIC

获取价格

FIFO, 4KX9, 30ns, Asynchronous, CMOS, CDFP28, 0.400 INCH, FP-28
MMDP-67204HV-15-E ATMEL

获取价格

Rad. Tolerant High Speed 4 Kb x 9 Parallel FIFO
MMDP-67205L-25 ETC

获取价格

x9 Asynchronous FIFO
MMDP-67205L-30 ETC

获取价格

x9 Asynchronous FIFO
MMDP-67205L-40 ETC

获取价格

x9 Asynchronous FIFO
MMDP-67205L-50 ETC

获取价格

x9 Asynchronous FIFO
MMDP-67205V-25 ETC

获取价格

x9 Asynchronous FIFO
MMDP-67205V-30 ETC

获取价格

x9 Asynchronous FIFO
MMDP-67205V-40 ETC

获取价格

x9 Asynchronous FIFO
MMDP-67205V-50 ETC

获取价格

x9 Asynchronous FIFO