Datasheet > MMDP-67204EV-50/SC

MMDP-67204EV-50/SC

更新时间： 2023-01-02 19:33:29

品牌	Logo	应用领域
TEMIC		先进先出芯片
页数	文件大小	规格书
15页	89K
描述
FIFO, 4KX9, 50ns, Asynchronous, CMOS, CDFP28,

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MMDP-67204EV-50/SC 数据手册

浏览型号MMDP-67204EV-50/SC的Datasheet PDF文件第2页

浏览型号MMDP-67204EV-50/SC的Datasheet PDF文件第3页

浏览型号MMDP-67204EV-50/SC的Datasheet PDF文件第4页

浏览型号MMDP-67204EV-50/SC的Datasheet PDF文件第5页

浏览型号MMDP-67204EV-50/SC的Datasheet PDF文件第6页

浏览型号MMDP-67204EV-50/SC的Datasheet PDF文件第7页

M67204E

4 K ꢀ 9 CMOS Parallel FIFO Rad Tolerant

Introduction

The M67204E implement a first-in first-out algorithm, Using an array of eigh transistors (8 T) memory cell, the

featuring asynchronous read/write operations. The FULL M67204E combine an extremely low standby supply

and EMPTY flags prevent data overflow and underflow. current (typ = 1.0 µA) with a fast access time at 40 ns

The Expansion logic allows unlimited expansion in word over the full temperature range. All versions offer battery

size and depth with no timing penalties. Twin address backup data retention capability with a typical power

pointers automatically generate internal read and write consumption at less than 2 µW.

addresses, and no external address information are

The M67204E is processed according to the methods of

required for the Atmel Wireless & Microcontrollers

the latest revision of the MIL STD 883 (class B or S), ESA

FIFOs. Address pointers are automatically incremented

SCC 9000 and QML.

with the write pin and read pin. The 9 bits wide data are

used in data communications applications where a parity

bit for error checking is necessary. The Retransmit pin

resets the Read pointer to zero without affecting the write

pointer. This is very useful for retransmitting data when

an error is detected in the system.

Features

D First-in first-out dual port memory

D 4096 × 9 organisation

D Fully expandable by word width or depth

D Asynchronous read/write operations

D Empty, full and half flags in single device mode

D Retransmit capability

D Fast access time: 40, 50 ns

D Wide temperature range : – 55 °C to + 125 °C

D Bi-directional applications

D Battery back-up operation 2 V data retention

D TTL compatible

D Single 5 V ± 10 % power supply

D High performance SCMOS technology

Rev. G – June 5, 2000

12 3 4 5 6 7...15

中文翻译

下载PDF

与MMDP-67204EV-50/SC相关器件

型号	品牌	获取价格	描述	数据表
MMDP-67204EV-50SC	TEMIC	获取价格	FIFO, 4KX9, 50ns, Asynchronous, CMOS, CDFP28,
MMDP-67204FV-15	TEMIC	获取价格	FIFO, 4KX9, 15ns, Asynchronous, CMOS, CDFP28, 0.400 INCH, FP-28
MMDP-67204FV-30	TEMIC	获取价格	FIFO, 4KX9, 30ns, Asynchronous, CMOS, CDFP28, 0.400 INCH, FP-28
MMDP-67204FV-30	ATMEL	获取价格	FIFO, 4KX9, 30ns, Asynchronous, CMOS, 0.400 INCH, FP-28
MMDP-67204FV-30/883	TEMIC	获取价格	FIFO, 4KX9, 30ns, Asynchronous, CMOS, CDFP28, 0.400 INCH, FP-28
MMDP-67204HV-15-E	ATMEL	获取价格	Rad. Tolerant High Speed 4 Kb x 9 Parallel FIFO
MMDP-67205L-25	ETC	获取价格	x9 Asynchronous FIFO
MMDP-67205L-30	ETC	获取价格	x9 Asynchronous FIFO
MMDP-67205L-40	ETC	获取价格	x9 Asynchronous FIFO
MMDP-67205L-50	ETC	获取价格	x9 Asynchronous FIFO