5秒后页面跳转
MC74HC393A PDF预览

MC74HC393A

更新时间: 2024-01-24 15:07:09
品牌 Logo 应用领域
安森美 - ONSEMI 计数器
页数 文件大小 规格书
8页 191K
描述
Dual 4-Stage Binary Ripple Counter

MC74HC393A 技术参数

是否Rohs认证:不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.28
Is Samacsys:N计数方向:UP
JESD-30 代码:R-PDIP-T14JESD-609代码:e0
负载/预设输入:NO逻辑集成电路类型:BINARY COUNTER
工作模式:ASYNCHRONOUS功能数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:2/6 V认证状态:Not Qualified
子类别:Counters表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
Base Number Matches:1

MC74HC393A 数据手册

 浏览型号MC74HC393A的Datasheet PDF文件第2页浏览型号MC74HC393A的Datasheet PDF文件第3页浏览型号MC74HC393A的Datasheet PDF文件第4页浏览型号MC74HC393A的Datasheet PDF文件第5页浏览型号MC74HC393A的Datasheet PDF文件第6页浏览型号MC74HC393A的Datasheet PDF文件第7页 
High–Performance Silicon–Gate CMOS  
The MC74HC393A is identical in pinout to the LS393. The device  
inputs are compatible with standard CMOS outputs; with pullup  
resistors, they are compatible with LSTTL outputs.  
http://onsemi.com  
This device consists of two independent 4–bit binary ripple counters  
with parallel outputs from each counter stage. A ÷ 256 counter can be  
obtained by cascading the two binary counters.  
Internal flip–flops are triggered by high–to–low transitions of the  
clock input. Reset for the counters is asynchronous and active–high.  
State changes of the Q outputs do not occur simultaneously because of  
internal ripple delays. Therefore, decoded output signals are subject to  
decoding spikes and should not be used as clocks or as strobes except  
when gated with the Clock of the HC393A.  
MARKING  
DIAGRAMS  
14  
PDIP–14  
N SUFFIX  
CASE 646  
MC74HC393AN  
AWLYYWW  
1
14  
SOIC–14  
D SUFFIX  
CASE 751A  
HC393A  
AWLYWW  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
1
14  
HC  
393A  
ALYW  
TSSOP–14  
DT SUFFIX  
CASE 948G  
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
1
A
= Assembly Location  
WL or L = Wafer Lot  
YY or Y = Year  
Chip Complexity: 236 FETs or 59 Equivalent Gates  
WW or W = Work Week  
LOGIC DIAGRAM  
PIN ASSIGNMENT  
3, 11  
Q1  
CLOCK a  
RESET a  
1
2
3
4
5
6
7
14  
V
CC  
4, 10  
Q2  
Q3  
Q4  
1, 13  
2, 12  
BINARY  
COUNTER  
CLOCK  
RESET  
13 CLOCK b  
12 RESET b  
5, 9  
6, 8  
Q1  
a
Q2  
a
11 Q1  
b
Q3  
a
10 Q2  
b
Q4  
9
8
Q3  
b
a
PIN 14 = V  
CC  
PIN 7 = GND  
GND  
Q4  
b
FUNCTION TABLE  
Inputs  
Clock  
Reset  
Outputs  
ORDERING INFORMATION  
X
H
L
H
L
L
L
L
L
Device  
Package  
PDIP–14  
Shipping  
No Change  
No Change  
No Change  
Advance to  
Next State  
MC74HC393AN  
2000 / Box  
55 / Rail  
MC74HC393AD  
SOIC–14  
SOIC–14  
TSSOP–14  
TSSOP–14  
MC74HC393ADR2  
MC74HC393ADT  
MC74HC393ADTR2  
2500 / Reel  
96 / Rail  
2500 / Reel  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 2  
MC74HC393A/D  

与MC74HC393A相关器件

型号 品牌 获取价格 描述 数据表
MC74HC393A_06 ONSEMI

获取价格

Dual 4−Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS
MC74HC393AD ONSEMI

获取价格

Dual 4-Stage Binary Ripple Counter
MC74HC393AD MOTOROLA

获取价格

Dual 4-Stage Binary Ripple Counter
MC74HC393ADG ONSEMI

获取价格

Dual 4−Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS
MC74HC393ADR2 ONSEMI

获取价格

Dual 4-Stage Binary Ripple Counter
MC74HC393ADR2G ONSEMI

获取价格

Dual 4−Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS
MC74HC393ADT ONSEMI

获取价格

Dual 4-Stage Binary Ripple Counter
MC74HC393ADT MOTOROLA

获取价格

Dual 4-Stage Binary Ripple Counter
MC74HC393ADTR2 ONSEMI

获取价格

Dual 4-Stage Binary Ripple Counter
MC74HC393ADTR2G ONSEMI

获取价格

Dual 4−Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS