Datasheet > MC7447AVS867NB

MC7447AVS867NB

更新时间： 2022-05-14 22:12:16

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
56页	1285K
描述
RISC Microprocessor Hardware Specifications

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC7447AVS867NB 数据手册

Features

— Four vector units and 32-entry vector register file (VRs)

– Vector permute unit (VPU)

– Vector integer unit 1 (VIU1) handles short-latency AltiVec™ integer instructions, such as

vector add instructions (for example, vaddsbs, vaddshs, and vaddsws).

– Vector integer unit 2 (VIU2) handles longer-latency AltiVec integer instructions, such as

vector multiply add instructions (for example, vmhaddshs, vmhraddshs, and

vmladduhm).

– Vector floating-point unit (VFPU)

— Three-stage load/store unit (LSU)

– Supports integer, floating-point, and vector instruction load/store traffic

– Four-entry vector touch queue (VTQ) supports all four architected AltiVec data stream

operations

– 3-cycle GPR and AltiVec load latency (byte, half word, word, vector) with 1-cycle

throughput

– 4-cycle FPR load latency (single, double) with 1-cycle throughput

– No additional delay for misaligned access within double-word boundary

– Dedicated adder calculates effective addresses (EAs)

– Supports store gathering

– Performs alignment, normalization, and precision conversion for floating-point data

– Executes cache control and TLB instructions

– Performs alignment, zero padding, and sign extension for integer data

– Supports hits under misses (multiple outstanding misses)

– Supports both big- and little-endian modes, including misaligned little-endian accesses

•

Three issue queues, FIQ, VIQ, and GIQ, can accept as many as one, two, and three instructions,

respectively, in a cycle. Instruction dispatch requires the following:

— Instructions can only be dispatched from the three lowest IQ entries—IQ0, IQ1, and IQ2.

— A maximum of three instructions can be dispatched to the issue queues per clock cycle.

— Space must be available in the CQ for an instruction to dispatch. (This includes instructions that

are assigned a space in the CQ but not in an issue queue.)

Rename buffers

— 16 GPR rename buffers

— 16 FPR rename buffers

— 16 VR rename buffers

Dispatch unit

•

— Decode/dispatch stage fully decodes each instruction

Completion unit

— The completion unit retires an instruction from the 16-entry completion queue (CQ) when all

instructions ahead of it have been completed, the instruction has finished execution, and no

exceptions are pending.

MPC7447A RISC Microprocessor Hardware Specifications, Rev. 5

Freescale Semiconductor

1 2 345 6 7...56

下载PDF

与MC7447AVS867NB相关器件

型号	品牌	描述	获取价格	数据表
MC7447AVU1000LB	NXP	RISC Microprocessor Hardware Specifications	获取价格
MC7447AVU1000NB	NXP	A7PM PB FREE	获取价格
MC7447AVU1167NB	NXP	32-BIT, 1167MHz, RISC PROCESSOR, CBGA360, 25 X 25 MM, 2.80 MM HEIGHT, 1.27 MM PITCH, ROHS	获取价格
MC7447AVU1267LB	NXP	RISC Microprocessor Hardware Specifications	获取价格
MC7447AVU1333LB	NXP	RISC Microprocessor Hardware Specifications	获取价格
MC7447AVU1420LB	NXP	RISC Microprocessor Hardware Specifications	获取价格