5秒后页面跳转
MC144111PS PDF预览

MC144111PS

更新时间: 2024-01-13 05:51:23
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 转换器
页数 文件大小 规格书
8页 188K
描述
暂无描述

MC144111PS 数据手册

 浏览型号MC144111PS的Datasheet PDF文件第2页浏览型号MC144111PS的Datasheet PDF文件第3页浏览型号MC144111PS的Datasheet PDF文件第4页浏览型号MC144111PS的Datasheet PDF文件第5页浏览型号MC144111PS的Datasheet PDF文件第7页浏览型号MC144111PS的Datasheet PDF文件第8页 
PIN DESCRIPTIONS  
OUTPUTS  
D
INPUTS  
out  
Data Output  
D
in  
Data Input  
The digital data output is primarily used for cascading the  
DACs and may be fed into D of the next stage.  
in  
Six–bit words are entered serially, MSB first, into digital  
R1 Out through Rn Out  
Resistor Network Outputs  
data input, D . Six words are loaded into the MC144110  
during each D/A cycle; four words are loaded into the  
MC144111.  
The last 6–bit word shifted in determines the output level of  
pins Q1 Out and R1 Out. The next–to–last 6–bit word affects  
pins Q2 Out and R2 Out, etc.  
in  
These are the R–2R resistor network outputs. These out-  
puts may be fed to high–impedance input FET op amps to  
bypass the on–chip bipolar transistors. The R value of the re-  
sistor network ranges from 7 to 15 k.  
Q1 Out through Qn Out  
NPN Transistor Outputs  
ENB  
Negative Logic Enable  
Buffered DAC outputs utilize an emitter–follower configu-  
ration for current–gain, thereby allowing interface to low–im-  
pedance circuits.  
The ENB pin must be low (active) during the serial load.  
On the low–to–high transition of ENB, data contained in the  
shift register is loaded into the latch.  
SUPPLY PINS  
CLK  
Shift Register Clock  
V
SS  
Negative Supply Voltage  
Data is shifted into the register on the high–to–low transi-  
tion of CLK. CLK is fed into the D–input of a transparent  
latch, which is used for inhibiting the clocking of the shift reg-  
ister when ENB is high.  
The number of clock cycles required for the MC144110 is  
usually 36. The MC144111 usually uses 24 cycles. See  
Table 1 for additional information.  
This pin is usually ground.  
V
DD  
Positive Supply Voltage  
The voltage applied to this pin is used to scale the analog  
output swing from 4.5 to 15 V p–p.  
Table 1. Number of Channels vs Clocks Required  
Number of  
Channels  
Required  
Number of  
Clock Cycles  
Outputs Used on MC144110  
Outputs Used on MC144111  
Q1/R1  
1
2
3
4
5
6
6
Q1/R1  
12  
18  
24  
30  
36  
Q1/R1, Q2/R2  
Q1/R1, Q2/R2  
Q1/R1, Q2/R2, Q3/R3  
Q1/R1, Q2/R2, Q3/R3  
Q1/R1, Q2/R2, Q3/R3, Q4/R4  
Not Applicable  
Q1/R1, Q2/R2, Q3/R3, Q4/R4  
Q1/R1, Q2/R2, Q3/R3, Q4/R4, Q5/R5  
Q1/R1, Q2/R2, Q3/R3, Q4/R4, Q5/R5, Q6/R6  
Not Applicable  
MC144110MC144111  
MOTOROLA  
6

与MC144111PS相关器件

型号 品牌 描述 获取价格 数据表
MC144112 MOTOROLA Quad Six-Bit Digital-to-Analog Converter

获取价格

MC144112D MOTOROLA Quad Six-Bit Digital-to-Analog Converter

获取价格

MC144112P MOTOROLA QUAD, SERIAL INPUT LOADING, 6-BIT DAC, PDIP14, PLASTIC, DIP-14

获取价格

MC14411L MOTOROLA CMOS LSI

获取价格

MC14411LD MOTOROLA Micro Peripheral IC, CMOS, CDIP24

获取价格

MC14411LDS MOTOROLA Micro Peripheral IC, CMOS, CDIP24

获取价格