5秒后页面跳转
MB15E06PV1 PDF预览

MB15E06PV1

更新时间: 2024-02-06 03:34:21
品牌 Logo 应用领域
富士通 - FUJITSU 预分频器信号电路锁相环或频率合成电路信息通信管理
页数 文件大小 规格书
23页 211K
描述
Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler

MB15E06PV1 技术参数

生命周期:Active包装说明:VBCC,
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.7模拟集成电路 - 其他类型:PLL FREQUENCY SYNTHESIZER
JESD-30 代码:R-PBCC-B16长度:4.55 mm
功能数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VBCC
封装形状:RECTANGULAR封装形式:CHIP CARRIER, VERY THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:0.8 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子形式:BUTT
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.4 mmBase Number Matches:1

MB15E06PV1 数据手册

 浏览型号MB15E06PV1的Datasheet PDF文件第4页浏览型号MB15E06PV1的Datasheet PDF文件第5页浏览型号MB15E06PV1的Datasheet PDF文件第6页浏览型号MB15E06PV1的Datasheet PDF文件第8页浏览型号MB15E06PV1的Datasheet PDF文件第9页浏览型号MB15E06PV1的Datasheet PDF文件第10页 
MB15E06  
FUNCTION DESCRIPTIONS  
Pulse Swallow Function  
The divide ratio can be calculated using the following equation :  
fVCO = [ (M × N) + A] × fOSC ÷ R (A < N)  
fVCO : Output frequency of external voltage controlled oscillator (VCO)  
N
A
: Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)  
: Preset divide ratio of binary 7-bit swallow counter (0 A 127)  
fOSC : Output frequency of the reference frequency oscillator  
R
: Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)  
: Preset divide ratio of modules prescaler (64 or 128)  
M
Serial Data Input  
Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference  
divider and the programmable divider separately.  
Binary serial data is entered through the Data pin.  
One bit of data is shifted into the shift register on the rising edge of the clock. When the load enable pin is high,  
stored data is latched according to the control bit data as follows:  
Table.1 Control Bit  
Control bit (CNT)  
Destination of serial data  
17 bit latch (for the programmable reference divider)  
18 bit latch (for the programmable divider)  
H
L
Shift Register Configuration  
Programmable Reference Counter  
LSB  
Data Flow  
MSB  
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18  
C
N
T
R
1
R
2
R
3
R
4
R
5
R
6
R
7
R
8
R
9
R
R
R
R
R
10 11 12 13 14 SW FC LDS  
CNT  
: Control bit  
[Table. 1]  
R1 to R14 : Divide ratio setting bit for the programmable reference counter (5 to 16,383) [Table. 2]  
SW  
FC  
: Divide ratio setting bit for the prescaler (64/65 or 128/129)  
: Phase control bit for the phase comparator  
: LD/fout signal select bit  
[Table. 5]  
[Table. 7]  
[Table. 6]  
LDS  
Note : Start data input with MSB first  
7

与MB15E06PV1相关器件

型号 品牌 描述 获取价格 数据表
MB15E06SR FUJITSU Single Serial Input PLL Frequency Synthesizer On-chip 3.0 GHz Prescaler

获取价格

MB15E06SRPFT FUJITSU Single Serial Input PLL Frequency Synthesizer On-chip 3.0 GHz Prescaler

获取价格

MB15E06SRPV SPANSION PLL Frequency Synthesizer, PBCC16, PLASTIC, BCC-16

获取价格

MB15E06SRPV1 FUJITSU Single Serial Input PLL Frequency Synthesizer On-chip 3.0 GHz Prescaler

获取价格

MB15E07 FUJITSU Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler

获取价格

MB15E07L FUJITSU Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler

获取价格