5秒后页面跳转
MAX9879_V01 PDF预览

MAX9879_V01

更新时间: 2022-06-24 15:44:49
品牌 Logo 应用领域
美信 - MAXIM /
页数 文件大小 规格书
32页 575K
描述
Stereo Class D Audio Subsystem with DirectDrive Headphone Amplifier

MAX9879_V01 数据手册

 浏览型号MAX9879_V01的Datasheet PDF文件第25页浏览型号MAX9879_V01的Datasheet PDF文件第26页浏览型号MAX9879_V01的Datasheet PDF文件第27页浏览型号MAX9879_V01的Datasheet PDF文件第29页浏览型号MAX9879_V01的Datasheet PDF文件第30页浏览型号MAX9879_V01的Datasheet PDF文件第31页 
MAX9879  
Stereo Class D Audio Subsystem  
with DirectDrive Headphone Amplifier  
actual speaker lead length. Select a capacitor less than  
1nF based on EMI performance.  
RF SUSCEPTIBILITY  
Input Capacitor  
-10  
-30  
An input capacitor, C , in conjunction with the input  
IN  
impedance of the MAX9879 forms a highpass filter that  
removes the DC bias from an incoming signal. The AC-  
coupling capacitor allows the amplifier to automatically  
bias the signal to an optimum DC level. Assuming zero  
source impedance, the -3dB point of the highpass filter  
is given by:  
-50  
THRESHOLD OF HEARING  
-70  
MAX9879  
-90  
1
-110  
-130  
f
=
3dB  
2πR C  
IN IN  
NOISE FLOOR  
10k  
Choose C so that f  
is well below the lowest fre-  
IN  
-3dB  
-150  
10  
100  
1k  
100k  
quency of interest. Use capacitors whose dielectrics  
have low-voltage coefficients, such as tantalum or alu-  
minum electrolytic. Capacitors with high-voltage coeffi-  
cients, such as ceramics, may result in increased  
distortion at low frequencies.  
FREQUENCY (Hz)  
Figure 14. MAX9879 Susceptibility to a GSM Cell Phone Radio  
BIAS Capacitor  
PVDD Bulk Capacitor (C3)  
In addition to the recommended PVDD bypass capaci-  
tance, bulk capacitance equal to C3 should be used.  
Place the bulk capacitor as close as possible to the device.  
BIAS is the output of the internally generated DC bias volt-  
age. The BIAS bypass capacitor, C  
, reduces power  
BIAS  
supply and other noise sources at the common-mode  
bias node. Bypass BIAS with a 1µF capacitor to GND.  
Supply Bypassing,  
Layout, and Grounding  
Charge-Pump Capacitor Selection  
Use capacitors with an ESR less than 100mΩ for optimum  
performance. Low-ESR ceramic capacitors minimize the  
output resistance of the charge pump. Most surface-  
mount ceramic capacitors satisfy the ESR requirement.  
For best performance over the extended temperature  
range, select capacitors with an X7R dielectric.  
Proper layout and grounding are essential for optimum  
performance. Use wide traces for the power-supply  
inputs and amplifier outputs to minimize losses due to  
parasitic trace resistance. Wide traces also aid in mov-  
ing heat away from the package. Proper grounding  
improves audio performance, minimizes crosstalk  
between channels, and prevents any switching noise  
from coupling into the audio signal. Connect PGND and  
GND together at a single point on the PCB. Route all  
traces that carry switching transients away from GND  
and the traces/components in the audio signal path.  
Flying Capacitor (C1)  
The value of the flying capacitor (C1) affects the output  
resistance of the charge pump. A C1 value that is too  
small degrades the device’s ability to provide sufficient  
current drive, which leads to a loss of output voltage.  
Increasing the value of C1 reduces the charge-pump out-  
put resistance to an extent. Above 1µF, the on-resistance  
of the switches and the ESR of C1 and C2 dominate.  
Connect the PVDD_ pins to a 2.7V to 5.5V source.  
Bypass PVDD_ to PGND pin with a 1µF ceramic capac-  
itor. Additional bulk capacitance should be used to pre-  
vent power supply pumping. Bypass PVDD_ to the  
PGND pin with a 1µF ceramic capacitor. Additional  
bulk capacitance should be used to prevent power-  
supply pumping. Place the bypass capacitors as close  
as possible to the MAX9879.  
Output Holding Capacitor (C2)  
The output capacitor value and ESR directly affect the  
ripple at V . Increasing the value of C2 reduces output  
SS  
ripple. Likewise, decreasing the ESR of C2 reduces both  
ripple and output resistance. Lower capacitance values  
can be used in systems with low maximum output power  
levels. See the Output Power vs. Load Resistance graph  
in the Typical Operating Characteristics.  
Connect V  
to PVDD_. Bypass V  
to GND with a  
DD  
DD  
1µF capacitor. Place the bypass capacitors as close as  
possible to the MAX9879.  
28  
Maxim Integrated  

与MAX9879_V01相关器件

型号 品牌 描述 获取价格 数据表
MAX9879ERV+ MAXIM Stereo Class D Audio Subsystem with DirectDrive Headphone Amplifier

获取价格

MAX9879ERV+T MAXIM Volume Control Circuit,

获取价格

MAX987ESA MAXIM High-Speed, Micropower, Low-Voltage, SOT23, Rail-to-Rail I/O Comparators

获取价格

MAX987ESA-T MAXIM Comparator, 1 Func, 7000uV Offset-Max, 210ns Response Time, BIPolar, PDSO8, 0.150 INCH, SO

获取价格

MAX987EUK MAXIM High-Speed, Micropower, Low-Voltage, SOT23, Rail-to-Rail IO Comparators

获取价格

MAX987EUK+T MAXIM 暂无描述

获取价格