Datasheet > 消费电路 > 音频/视频放大器> MAX97002EWP+T

MAX97002EWP+T

更新时间： 2024-02-14 09:30:41

品牌	Logo	应用领域
美信 - MAXIM		放大器
页数	文件大小	规格书
36页	3201K
描述
Audio Amplifier, 2 Func, PBGA20,

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MAX97002EWP+T 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	包装说明：	FBGA, BGA20,4X5,20
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.33.00.01	Factory Lead Time：	1 week
风险等级：	5.79	商用集成电路类型：	AUDIO AMPLIFIER
JESD-30 代码：	R-PBGA-B20	JESD-609代码：	e1
湿度敏感等级：	1	功能数量：	2
端子数量：	20	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	FBGA	封装等效代码：	BGA20,4X5,20
封装形状：	RECTANGULAR	封装形式：	GRID ARRAY, FINE PITCH
电源：	1.8,3.7 V	认证状态：	Not Qualified
子类别：	Audio/Video Amplifiers	最大压摆率：	2.7 mA
表面贴装：	YES	温度等级：	INDUSTRIAL
端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)	端子形式：	BALL
端子节距：	0.5 mm	端子位置：	BOTTOM
Base Number Matches：	1

MAX97002EWP+T 数据手册

Audio Subsystem with Mono Class D

Speaker and Class H Headphone Amplifiers

Early STOP Conditions

The MAX97002 recognizes a STOP (P) condition at any

point during data transmission except if the STOP condi-

tion occurs in the same high pulse as a START (S) condi-

tion. For proper operation, do not send a STOP condition

during the same SCL high pulse as the START condition.

sent when the master reads the final byte of data from

the MAX97002, followed by a STOP condition.

Write Data Format

A write to the MAX97002 includes transmission of a

START condition, the slave address with the R/W bit set

to 0, one byte of data to configure the internal register

address pointer, one or more bytes of data, and a STOP

condition. Figure 10 illustrates the proper frame format

for writing one byte of data to the MAX97002. Figure 11

illustrates the frame format for writing n-bytes of data to

the MAX97002.

Slave Address

The slave address is defined as the seven most sig-

nificant bits (MSBs) followed by the read/write bit. For

the MAX97002 the 7 MSBs are 1001101. Setting the

read/write bit to 1 (slave address = 0x9B) configures the

MAX97002 for read mode. Setting the read/write bit to 0

(slave address = 0x9A) configures the MAX97002 for write

mode. The address is the first byte of information sent to

the MAX97002 after the START condition.

The slave address with the R/W bit set to 0 indicates that

the master intends to write data to the MAX97002. The

MAX97002 acknowledges receipt of the address byte

during the master-generated 9th SCL pulse.

Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that

the MAX97002 uses to handshake receipt each byte

of data when in write mode (Figure 9). The MAX97002

pulls down SDA during the entire master-generated 9th

clock pulse if the previous byte is successfully received.

Monitoring ACK allows for detection of unsuccessful

data transfers. An unsuccessful data transfer occurs

if a receiving device is busy or if a system fault has

occurred. In the event of an unsuccessful data transfer,

the bus master retries communication. The master pulls

down SDA during the 9th clock cycle to acknowledge

receipt of data when the MAX97002 is in read mode. An

acknowledge is sent by the master after each read byte

to allow data transfer to continue. A not-acknowledge is

The second byte transmitted from the master configures

the MAX97002’s internal register address pointer. The

pointer tells the MAX97002 where to write the next byte

of data. An acknowledge pulse is sent by the MAX97002

upon receipt of the address pointer data.

The third byte sent to the MAX97002 contains the

data that is written to the chosen register. An acknowl-

edge pulse from the MAX97002 signals receipt of the

data byte. The address pointer autoincrements to the

next register address after each received data byte.

This autoincrement feature allows a master to write to

sequential registers within one continuous frame. The

master signals the end of transmission by issuing a

STOP condition. Register addresses greater than 0x09

are reserved. Do not write to these addresses.

CLOCK PULSE FOR

ACKNOWLEDGMENT

START

CONDITION

SCL

NOT ACKNOWLEDGE

SDA

ACKNOWLEDGE

Figure 9. Acknowledge

1...28 29 303132 33 34...36

中文翻译

下载PDF

与MAX97002EWP+T相关器件

型号	品牌	描述	获取价格	数据表
MAX97003	MAXIM	High-Efficiency, Low-Noise Audio Subsystem	获取价格
MAX97003	ADI	高效、低噪声音频子系统	获取价格
MAX9700A	MAXIM	Selectable Switching Frequency	获取价格
MAX9700AEBC+	MAXIM	暂无描述	获取价格
MAX9700AEBC+T	MAXIM	Audio Amplifier, 1.6W, 1 Channel(s), 1 Func, BICMOS, PBGA12, UCSP-12	获取价格
MAX9700AEBC-T	MAXIM	1.2W, Low-EMI, Filterless, Class D Audio Amplifier	获取价格

与MAX97002EWP+T相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

4
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

2
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2

产品中心

服务支持

精选活动

关于我们

帮助中心

MAX97002EWP+T

MAX97002EWP+T 技术参数

MAX97002EWP+T 数据手册

与MAX97002EWP+T相关器件

与MAX97002EWP+T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MAX97002EWP+T

MAX97002EWP+T 技术参数

MAX97002EWP+T 数据手册

与MAX97002EWP+T相关器件

与MAX97002EWP+T相关文章

您还可以找

您在本页遇到什么问题？