2.5Gbps, Low-Power, +3.3V
Clock Recovery and Data Retiming IC
Frequency Detector
The digital frequency detector (FD) aids frequency
acquisition during start-up conditions. The frequency dif-
ference between the received data and the VCO clock is
derived by sampling the in-phase and quadrature VCO
outputs on both edges of the data input signal.
Depending on the polarity of the frequency difference,
the FD drives the VCO until the frequency difference is
reduced to zero. Once frequency acquisition is com-
plete, the FD returns to a neutral state. False locking is
completely eliminated by this digital frequency detector.
H (j2πf) (dB)
O
C = 1.0µF
f = 2.6kHz
Z
F
C = 0.1µF
F
f = 26kHz
Z
Loop Filter and VCO
The phase detector and frequency detector outputs are
summed into the loop filter. An external capacitor, C , is
F
required to set the PLL damping ratio. Refer to Design
Procedure for guidelines on selecting this capacitor.
f (kHz)
100
1000
1
10
The loop filter output controls the on-chip LC VCO run-
ning at 2.488GHz. The VCO provides low phase noise
and is trimmed to the correct frequency. Clock jitter
Figure 4. Open-Loop Transfer Function
generation is typically 1.2ps
width of 12kHz to 20MHz.
within a jitter band-
RMS
H(j2πf) (dB)
Loss-of-Lock Monitor
A loss-of-lock (LOL) monitor is incorporated in the
MAX3875A frequency detector. A loss-of-lock condition
is signaled immediately with a TTL low. When the PLL is
frequency locked, LOL switches to TTL high in approxi-
mately 800ns.
C = 0.1µF
F
0
-3
C = 1.0µF
F
Note that the LOL monitor is only valid when a data
stream is present on the inputs to the MAX3875A. As a
result, LOL does not detect a loss-of-power condition
resulting from a loss of the incoming signal.
Design Procedure
f (kHz)
Setting the Loop Filter
The MAX3875A is designed for both regenerator and
receiver applications. Its fully integrated PLL is a classic
second-order feedback system, with a loop bandwidth
1
10
100
1000
Figure 5. Closed-Loop Transfer Function
(f ) fixed at 1.1MHz. The external capacitor, C , can be
L
F
For an overdamped system (f /f ) < 0.25, the jitter peak-
ing (M ) of a second-order system can be approxi-
Z L
adjusted to set the loop damping. Figures 4 and 5 show
the open-loop and closed-loop transfer functions.
P
mated by:
The PLL zero frequency, f , is a function of external
Z
capacitor C , and can be approximated according to:
F
f
Z
M
= 20log 1+
P
f
L
1
f
=
z
For example, using C = 0.1µF results in a jitter peaking
F
F
2π 60 C
F
of 0.2dB. Reducing C below 0.01µF may result in PLL
instability. The recommended value for C = 1.0µF to
F
guarantee a maximum jitter peaking of less than 0.1dB.
C
must be a low TC, high-quality capacitor of type
F
X7R or better.
6
_______________________________________________________________________________________