+3.3V, 2.5Gbps, SDH/SONET, 4-Channel
Interconnect Mux/Demux ICs with Clock Generator
Pin Description
PIN
NAMꢀ
FUNCTION
1, 16, 2ꢀ, 28,
29, 32, 43, 48,
49, 60, 63
GND
Supply Ground
2, ꢀ, 10, 13,
1±, 24, 38, ꢀꢀ,
ꢀ9, 64
V
CC
+3.3V Supply Voltage
3
4
SDO-
Negative CML Serial-Data Output, 2.488Gbps
Positive CML Serial-Data Output, 2.488Gbps
SDO+
Line Loopbacꢁ Enable. When this TTL input is forced low, the CML serial-data inputs (SDI±)
route directly to the CML serial-data outputs (SDO±). No other inputs or outputs are affected.
An internal 1ꢀꢁΩ pull-up resistor pulls LBEN high for normal operation. See Test Loopbacks.
6
LBEN
TEST
Self-Test Enable. When this TTL input is forced low, the built-in pattern generator generates
a standard OC-12 SONET-liꢁe frame of 12 A1s, 12 A2s, and 9696 bytes of 2± - 1 pseudo-
random bits. This also enables an internal serial-system-loopbacꢁ path. The CML inputs
(SDI± and the SCLK±) and the LVDS inputs are ignored in this mode. An internal 1ꢀꢁΩ pull-
up resistor pulls TEST high for normal operation.
±
8
SDI+
SDI-
Positive CML Serial-Data Input, 2.488Gbps
9
Negative CML Serial-Data Input, 2.488Gbps
11
12
14
1ꢀ
SCLKI+
SCLKI-
PCLKO-
PCLKO+
N.C.
Positive CML Serial-Clocꢁ Input, 2.488GHz
Negative CML Serial-Clocꢁ Input, 2.488GHz
Negative LVDS Parallel-Clocꢁ Output, 622.08MHz (MAX3831); 1ꢀꢀ.ꢀ2MHz (MAX3832)
Positive LVDS Parallel-Clocꢁ Output, 622.08MHz (MAX3831); 1ꢀꢀ.ꢀ2MHz (MAX3832)
No Connection
–
18 23, 26, 2±
Frame Reset. When this TTL input is forced low, the frame detector and pattern generator
are reset. The LOF output is also asserted low. An internal 1ꢀꢁΩ pull-up resistor pulls
RSETFR high for normal operation.
30
RSETFR
31
33
TTL Loss-of-Frame Output. Asserts low in a loss-of-frame condition.
LOF
TRIEN
3-State Enable. When this TTL input is forced low, all TTL and LVDS outputs go into a high-
impedance state. An internal 1ꢀꢁΩ pull-up resistor pulls TRIEN high for normal operation.
34, 36, 39, 41
PDO4- to PDO1-
Negative LVDS Parallel-Data Output, 622Mbps
Positive LVDS Parallel-Data Output, 622Mbps
Negative LVDS Parallel-Data Input, 622Mbps
Positive LVDS Parallel-Data Input, 622Mbps
3ꢀ, 3±, 40, 42 PDO4+ to PDO1+
44, 46, ꢀ0, ꢀ2
4ꢀ, 4±, ꢀ1, ꢀ3
PDI4- to PDI1-
PDI4+ to PDI1+
Parallel System Loopbacꢁ Enable. When this TTL input is forced low, the LVDS parallel
inputs route through the elastic store to the LVDS parallel outputs. This bypasses the high-
speed mux and demux. An internal 1ꢀꢁΩ pull-up resistor pulls PLBEN high for normal oper-
ation.
ꢀ4
PLBEN
ꢀ6
ꢀ±
RCLKI-
Negative LVDS Reference Clocꢁ Input, 1ꢀꢀ.ꢀ2MHz
Positive LVDS Reference Clocꢁ Input, 1ꢀꢀ.ꢀ2MHz
RCLKI+
6
_______________________________________________________________________________________