5秒后页面跳转
MAX3748HETE PDF预览

MAX3748HETE

更新时间: 2024-02-09 09:48:30
品牌 Logo 应用领域
美信 - MAXIM ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路放大器异步传输模式
页数 文件大小 规格书
13页 312K
描述
Compact 155Mbps to 4.25Gbps Limiting Amplifier 86ps Rise and Fall Time

MAX3748HETE 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFN
包装说明:HVQCCN, LCC16,.12SQ,20针数:16
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.42应用程序:ATM;SONET
JESD-30 代码:S-XQCC-N16JESD-609代码:e0
长度:3 mm功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装等效代码:LCC16,.12SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not Qualified座面最大高度:0.8 mm
子类别:ATM/SONET/SDH ICs最大压摆率:0.049 mA
标称供电电压:3.3 V表面贴装:YES
技术:BIPOLAR电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3 mmBase Number Matches:1

MAX3748HETE 数据手册

 浏览型号MAX3748HETE的Datasheet PDF文件第5页浏览型号MAX3748HETE的Datasheet PDF文件第6页浏览型号MAX3748HETE的Datasheet PDF文件第7页浏览型号MAX3748HETE的Datasheet PDF文件第9页浏览型号MAX3748HETE的Datasheet PDF文件第10页浏览型号MAX3748HETE的Datasheet PDF文件第11页 
Compact 155Mbps to 4.25Gbps  
Limiting Amplifier  
V
CC  
V
IN  
I
(CML  
OUT  
I
(SUPPLY CURRENT)  
CC  
OUTPUT CURRENT)  
SIGNAL ON  
1dB  
6dB  
MAX DEASSERT LEVEL  
50Ω  
50Ω  
POWER-DETECT WINDOW  
MIN DEASSERT LEVEL  
MAX3748  
MAX3748  
R
SIGNAL OFF  
TIME  
TH  
0V  
Figure 1. Power-Supply Current Measurement  
Figure 2. LOS Deassert Threshold Set 1dB Below the Minimum  
by Receiver Sensitivity (for Selected R  
)
TH  
Detailed Description  
V
CC  
The limiting amplifier consists of an input buffer, a multi-  
stage amplifier, offset correction circuitry, an output  
buffer, power-detection circuitry, and signal-detect cir-  
cuitry (see the Functional Diagram).  
0.25pF  
50Ω  
50Ω  
IN+  
Input Buffer  
The input buffer is shown in Figure 3. It provides 50Ω  
termination for each input signal IN+ and IN-. The  
MAX3748 can be DC- or AC-coupled to a TIA (TIA out-  
put offset degrades receiver performance if DC-cou-  
pled). The MAX3748 CML input buffer is optimized for  
the MAX3744 TIA.  
75kΩ  
IN-  
0.25pF  
Gain Stage  
The high-bandwidth gain stage provides approximately  
53dB of gain.  
ESD  
STRUCTURES  
Offset Correction Loop  
The MAX3748 is susceptible to DC offsets in the signal  
path because they have high gain. In communication  
systems using NRZ data with a 50% duty cycle, pulse-  
width distortion present in the signal or generated in the  
transimpedance amplifier appears as an input offset  
and is reduced by the offset correction loop. For  
Figure 3. CML Input Buffer  
Gigabit Ethernet and Fibre Channel applications, no  
capacitor is required. For SONET applications,  
C
= 0.1µF is recommended. This capacitor deter-  
AZ  
mines the lower 3dB frequency of the data path.  
8
_______________________________________________________________________________________  

与MAX3748HETE相关器件

型号 品牌 描述 获取价格 数据表
MAX3748HETE#G16 MAXIM Support Circuit, 1-Func, Bipolar, 3 X 3 MM, 0.80 MM HEIGHT, ROHS COMPLIANT, MO-220WEED-2,

获取价格

MAX3748HETE#TG16 MAXIM Support Circuit, 1-Func, Bipolar, 3 X 3 MM, 0.80 MM HEIGHT, ROHS COMPLIANT, MO-220WEED-2,

获取价格

MAX3748HETE+ MAXIM Support Circuit, 1-Func, Bipolar, 3 X 3 MM, ROHS COMPLIANT, TQFN-16

获取价格

MAX3748HETE+T MAXIM ATM/SONET/SDH IC, 1-Func, Bipolar, PQCC16,

获取价格

MAX3748HETE-T MAXIM Support Circuit, 1-Func, Bipolar, 3 X 3 MM, 0.80 MM HEIGHT, LEAD FREE, MO-220C, TQFN-16

获取价格

MAX3750 MAXIM +3.3V, 2.125Gbps/1.0625Gbps Fibre Channel Port Bypass ICs

获取价格