Datasheet > MAX3676_09

MAX3676_09

更新时间： 2022-12-29 02:11:15

品牌	Logo	应用领域
美信 - MAXIM		放大器时钟
页数	文件大小	规格书
15页	265K
描述
622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MAX3676_09 数据手册

622Mbps, 3.3V Clock-Recovery and

Data-Retiming IC with Limiting Amplifier

Pin Description

NAME

OLC+

OLC-

RSSI

FUNCTION

Positive Offset-Correction Loop Capacitor Input

Negative Offset-Correction Loop Capacitor Input

Received-Signal-Strength Indicator Output

MAX376

4, 8, 16,

24, 25

GND

INV

Supply Ground

Op Amp Inverting Input. Attach to ground if op amp is not used.

Voltage Threshold Input. Threshold voltage for loss-of-power monitor. Attach to V

is not used.

if LOP function

VTH

Loss-of-Power Output, TTL. Limiting amplifier loss-of-power monitor. Asserts high when input signal

is below threshold set by VTH.

LOP

9, 12, 15,

18, 21, 31

Positive Supply Voltage

SCLKO-

SCLKO+

SDO-

Negative Serial-Clock Output, PECL, 622.08MHz. SDO- is clocked out on the falling edge of SCLKO-.

Positive Serial-Clock Output, PECL, 622.08MHz. SDO+ is clocked out on the rising edge of SCLKO+.

Negative Serial-Data Output, PECL, 622.08Mbps

SDO+

LOL

Positive Serial-Data Output, PECL, 622.08Mbps

Loss-of-Lock Output, TTL. PLL loss-of-lock monitor, active low (see the Design Procedure section).

PHADJ-

PHADJ+

FIL-

Negative Phase-Adjust Input. Used to optimally align internal PLL phase. Attach to V

if not used.

Positive Phase-Adjust Input. Used to optimally align internal PLL phase. Attach to V

if not used.

Negative Filter Input. PLL loop filter connection. Connect a 2.2μF capacitor between FIL- and FIL+.

FIL+

Positive Filter Input. PLL loop filter connection. Internally connected to V

Positive Digital Data Input, PECL, 622.08Mbps serial-data stream

Negative Digital Data Input, PECL, 622.08Mbps serial-data stream

DDI+

DDI-

INSEL

ADI-

Input Select. Connect to GND to select digital data inputs or V

Negative Analog Data Input, 622.08Mbps serial-data stream

Positive Analog Data Input, 622.08Mbps serial-data stream

for analog data inputs.

ADI+

CFILT

RSSI Filter Capacitor Input. Connect a 47nF capacitor between CFILT and V

_______________________________________________________________________________________

1...3 4 567 8 9...15

下载PDF

与MAX3676_09相关器件

型号	品牌	描述	获取价格	数据表
MAX3676E/D	MAXIM	622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier	获取价格
MAX3676EHJ	MAXIM	622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier	获取价格
MAX3676EHJ+	MAXIM	622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier	获取价格
MAX3676EHJ+T	MAXIM	ATM/SONET/SDH Clock Recovery Circuit, 1-Func, Bipolar, PQFP32, 5 X 5 MM, 1 MM HEIGHT, TQFP	获取价格
MAX3676EHJ-T	MAXIM	Clock Recovery Circuit, 1-Func, Bipolar, PQFP32, 5 X 5 MM, 1 MM HEIGHT, TQFP-32	获取价格
MAX3676EVKIT	MAXIM	Evaluation Kit for the MAX3675/MAX3676	获取价格