CDMA IF VGAs a n d I/Q De m o d u la t o rs
w it h VCO a n d S yn t h e s ize r
AC ELECTRICAL CHARACTERISTICS (continued)
(MAX2306/MAX2308/MAX2309 EV kit, V = +2.75V, registers set to default power-up states except M1 = M2 = 306, R1 = R2 = 16,
CC
f
IN
= 183.7MHz, f
= 19.2MHz, 0.6Vp-p synthesizer locked with passive 3rd-order lead-lag loop filter, SHDN = high, VGC set for
REF
+35dB voltage gain, differential output load = 10kΩ, all power levels referred to 50Ω, T = +25°C, unless otherwise noted.)
A
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
REF Maximum Divide Ratio
R1, R2
2047
Minimum Phase Detector
Comparison Frequency
(Note 5)
(Note 5)
20
kHz
kHz
Maximum Phase Detector
Comparison Frequency
1500
1kHz offset, T = -40°C to +85°C
-79.6
-94.6
-105
A
12.5kHz offset, T = -40°C to +85°C
A
Phase Noise
30kHz offset, T = -40°C to +85°C
dBc/Hz
A
120kHz offset, T = -40°C to +85°C
-115.3
-125
A
900kHz offset, T = -40°C to +85°C
A
TURBO LOCK
Acquisition, CPX = XX, TC =1
Locked, CPX = 00
1480
105
150
210
300
2100
150
210
300
425
2650
190
265
380
530
Charge-Pump Source/Sink
Current
Locked, CPX = 01
µA
%
Locked, CPX = 10
Locked, CPX = 11
Charge-Pump Source/Sink
Matching
Locked, all values of CPX,
0.2
10
0.5V < V < V - 0.5V
CP
CC
Note 1: FM_IQ and FM_I modes are not available on MAX2309.
Note 2: Recommended operating frequency range. Contact factory for operating frequency outside this range.
Note 3: f = 183.7MHz, f = 183.71MHz, P = P = -15dBm.
1
2
f1
f2
Note 4: f = 183.7MHz, f = 183.71MHz, P = P = -50dBm.
1
2
f1
f2
Note 5: Guaranteed by design.
Note 6: Small-signal gain at 200kHz below the LO frequency will be reduced by less than 0.25dB when an interfering signal at
1.25MHz below the LO frequency is applied at the specified level.
Note 7: f = 183.7MHz, f = 183.71MHz, P = P = -23dBm.
1
2
f1
f2
Note 8: f = 183.7MHz, f = 183.71MHz, P = P = -55dBm.
1
2
f1
f2
4
_______________________________________________________________________________________