5秒后页面跳转
MAR9264C95LL PDF预览

MAR9264C95LL

更新时间: 2024-02-06 22:55:22
品牌 Logo 应用领域
DYNEX 静态存储器内存集成电路
页数 文件大小 规格书
15页 238K
描述
Standard SRAM, 8KX8, 90ns, CMOS, LCC

MAR9264C95LL 技术参数

生命周期:Obsolete零件包装代码:LCC
包装说明:QCCN,Reach Compliance Code:unknown
ECCN代码:3A001.A.2.CHTS代码:8542.32.00.41
风险等级:5.7最长访问时间:90 ns
JESD-30 代码:X-CQCC-N内存密度:65536 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
功能数量:1端口数量:1
字数:8192 words字数代码:8000
工作模式:ASYNCHRONOUS最高工作温度:125 °C
最低工作温度:-55 °C组织:8KX8
输出特性:3-STATE可输出:YES
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QCCN
封装形状:UNSPECIFIED封装形式:CHIP CARRIER
并行/串行:PARALLEL认证状态:Not Qualified
最小待机电流:2 V最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:NO LEAD
端子位置:QUADBase Number Matches:1

MAR9264C95LL 数据手册

 浏览型号MAR9264C95LL的Datasheet PDF文件第2页浏览型号MAR9264C95LL的Datasheet PDF文件第3页浏览型号MAR9264C95LL的Datasheet PDF文件第4页浏览型号MAR9264C95LL的Datasheet PDF文件第5页浏览型号MAR9264C95LL的Datasheet PDF文件第6页浏览型号MAR9264C95LL的Datasheet PDF文件第7页 
MA9264  
Radiation Hard 8192x8 Bit Static RAM  
Replaces June 1999 version, DS3692-6.0  
DS3692-7.0 January 2000  
The MA9264 64k Static RAM is configured as 8192x8 bits and  
manufactured using CMOS-SOS high performance, radiation hard,  
1.5µm technology.  
Thedesignusesa6transistorcellandhasfullstaticoperationwith  
noclockortimingstroberequired.Addressinputbuffersaredeselected  
when chip select is in the HIGH state.  
FEATURES  
1.5µm CMOS-SOS Technology  
Latch-up Free  
Fast Access Time 70ns Typical  
Total Dose 106 Rad(Si)  
Transient Upset >1011 Rad(Si)/sec  
SEU 4.3 x 10-11 Errors/bitday  
Single 5V Supply  
See Application Note “Overview of the Dynex Semiconductor  
Radiation Hard 1.5µm CMOS/SOS SRAM Range”.  
Operation Mode CS CE OE WE  
I/O  
Power  
Three State Output  
Read  
Write  
L
L
L
H
H
H
L
X
H
H
L
D OUT  
D IN  
Low Standby Current 100µA Typical  
-55°C to +125°C Operation  
ISB1  
ISB2  
All Inputs and Outputs Fully TTL or CMOS  
Output Disable  
H
High Z  
Compatible  
Standby  
H
X
X
L
X
X
X
X
High Z  
X
Fully Static Operation  
Figure 1: Truth Table  
A
D
D
R
E
S
S
A12  
R
O
W
A9  
A8  
D
E
C
O
D
E
R
A4  
A3  
B
U
F
F
E
R
A6  
A5  
A7  
CS  
CE  
WE  
OE  
A10 A0 A1 A2 A11  
Figure 2: Block Diagram  
1/15