Unbuffered SoDIMM
DDR3 SDRAM
Table Contents
1.0 DDR3 Unbuffered SoDIMM Ordering Information ......................................................................4
2.0 Key Features .................................................................................................................................4
3.0 Address Configuration .................................................................................................................4
4.0 x64 DIMM Pin Configurations (Front side/Back side) ...............................................................5
5.0 Pin Description .............................................................................................................................6
6.0 ON DIMM Thermal Sensor ............................................................................................................6
7.0 Input/Output Functional Description ..........................................................................................7
8.0 Functional Block Diagram: .......................................................................................................... 8
8.1 512MB, 64Mx64 Module(Populated as 1 rank of x16 DDR3 SDRAMs) ..................................................8
8.2 1GB, 128Mx64 Module(Populated as 2 rank of x16 DDR3 SDRAMs).................................................... 9
8.3 2GB, 256Mx64 Module(Populated as 2 rank of x8 DDR3 SDRAMs) ....................................................10
9.0 Absolute Maximum Ratings .......................................................................................................11
9.1 Absolute Maximum DC Ratings ...................................................................................................11
9.2 DRAM Component Operating Temperature Range .........................................................................11
10.0 AC & DC Operating Conditions ...............................................................................................11
10.1 Recommended DC Operating Conditions (SSTL - 15) ..................................................................11
11.0 AC & DC Input Measurement Levels .......................................................................................12
11.1 AC and DC Logic input levels for single-ended signals ...............................................................12
11.2 Differential swing requirement for differntial signals ..................................................................13
11.2.1 Single-ended requirements for differential signals ..............................................................14
11.3 AC and DC logic input levels for Differential Signals ...................................................................15
11.4 Differential Input Cross Point Voltage .......................................................................................15
11.5 Slew rate definition for Single Ended Input Signals .....................................................................16
11.5.1 Input Slew Rate for Input Setup Time (tIS) and Data Setup Time (tDS) ...................................16
11.5.2 Input Slew Rate for Input Hold Time (tIH) and Data Hold Time (tDH) ......................................16
11.6 Slew rate definition for Differential Input Signals ........................................................................16
12.0 AC and DC Output Measurement Levels ................................................................................17
12.1 Single Ended AC and DC Output Levels ....................................................................................17
12.2 Differential AC and DC Output Levels .......................................................................................17
12.3.Single Ended Output Slew Rate ................................................................................................18
12.4 Differential Output Slew Rate ...................................................................................................18
13.0 IDD specification........................................................................................................................19
13.1 IDD specification ....................................................................................................................20
14.0 Input/Output Capacitance ........................................................................................................21
14.1. 1Rx16 512MB SoDIMM ............................................................................................................21
14.2. 2Rx16 1GB SoDIMM ...............................................................................................................21
14.3. 2Rx8 2GB SoDIMM .................................................................................................................21
15.0 Electrical Characteristics and AC timing ...............................................................................22
15.1 Refresh Parameters by Device Density ......................................................................................22
15.2 DDR3 SDRAM tRCD, tRP and tRC .............................................................................................22
15.3 Timing parameters for DDR3-800, DDR3-1066 and DDR3-1333 ......................................................24
16.0 Physical Dimensions : .............................................................................................................29
16.1 64Mbx16 based 64Mx64 Module(1 Rank) ...................................................................................29
16.2 64Mbx16 based 128Mx64 Module(2 Ranks) ...............................................................................30
16.3 128Mbx8 based 256Mx64 Module(2 Ranks) ...............................................................................31
2 of 31
Rev. 0.5 November 2007
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
