®
LY6225616
256K X 16 BIT LOW POWER CMOS SRAM
Rev. 1.1
AC TEST CONDITIONS
Input Pulse Levels
0.2V to VCC - 0.2V
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load
3ns
1.5V
CL = 30pF + 1TTL, IOH/IOL = -2mA/4mA
AC ELECTRICAL CHARACTERISTICS
(1) READ CYCLE
PARAMETER
SYM. LY6225616-35 LY6225616-45 LY6225616-55 LY6225616-70 UNIT
MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX.
Read Cycle Time
Address Access Time
Chip Enable Access Time
Output Enable Access Time
Chip Enable to Output in Low-Z
Output Enable to Output in Low-Z tOLZ
Chip Disable to Output in High-Z tCHZ
Output Disable to Output in High-Z tOHZ
Output Hold from Address Change tOH
tRC
tAA
tACE
tOE
tCLZ
35
-
-
-
10
5
-
-
10
-
-
-
45
-
-
-
10
5
-
-
10
-
-
-
55
-
-
-
10
5
-
-
10
-
-
-
70
-
-
-
10
5
-
-
10
-
-
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
35
35
25
-
45
45
25
-
55
55
30
-
70
70
35
-
*
*
*
*
-
-
-
-
15
15
-
35
20
-
15
15
-
45
20
-
20
20
-
55
25
-
25
25
-
70
30
-
LB#, UB# Access Time
LB#, UB# to High-Z Output
LB#, UB# to Low-Z Output
tBA
tBHZ
tBLZ
*
*
10
10
10
10
(2) WRITE CYCLE
PARAMETER
SYM. LY6225616-35 LY6225616-45 LY6225616-55 LY6225616-70 UNIT
MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX.
Write Cycle Time
tWC
tAW
tCW
tAS
tWP
tWR
tDW
35
30
30
0
25
0
20
0
5
-
-
-
-
-
-
-
-
-
45
40
40
0
35
0
20
0
5
-
-
-
-
-
-
-
-
-
55
50
50
0
45
0
25
0
5
-
-
-
-
-
-
-
-
-
70
60
60
0
55
0
30
0
5
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Address Valid to End of Write
Chip Enable to End of Write
Address Set-up Time
Write Pulse Width
Write Recovery Time
Data to Write Time Overlap
Data Hold from End of Write Time tDH
Output Active from End of Write
Write to Output in High-Z
tOW
tWHZ
tBW
*
*
-
30
15
-
-
35
15
-
-
50
20
-
-
60
25
-
LB#, UB# Valid to End of Write
*These parameters are guaranteed by device characterization, but not production tested.
Lyontek Inc. reserves the rights to change the specifications and products without notice.
40 Hsuch-Fu Rd., Hsinchu, Taiwan.
TEL: 886-3-5165511
FAX: 886-3-5165522
5