Datasheet > LTC2183_15

LTC2183_15

更新时间： 2022-02-26 12:02:39

品牌	Logo	应用领域
凌特 - Linear		/
页数	文件大小	规格书
36页	809K
描述
16-Bit, 125/105/80Msps Low Power Dual ADCs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

LTC2183_15 数据手册

LTC2185/LTC2184/LTC2183

16-Bit, 125/105/80Msps

Low Power Dual ADCs

FeaTures

DescripTion

The LTC^®2185/LTC2184/LTC2183 are two-channel si-

multaneous sampling 16-bit A/D converters designed for

digitizing high frequency, wide dynamic range signals.

They are perfect for demanding communications applica-

tions with AC performance that includes 76.8dB SNR and

90dB spurious free dynamic range (SFDR). Ultralow jitter

Two-Channel Simultaneously Sampling ADC

76.8dB SNR

90dB SFDR

Low Power: 370mW/308mW/200mW Total

185mW/154mW/100mW per Channel

Single 1.8V Supply

of0.07ps

allowsundersamplingofIFfrequencieswith

CMOS, DDR CMOS, or DDR LVDS Outputs

RMS

excellent noise performance.

Selectable Input Ranges: 1V to 2V

P-P

550MHz Full Power Bandwidth S/H

Optional Data Output Randomizer

Optional Clock Duty Cycle Stabilizer

Shutdown and Nap Modes

Serial SPI Port for Conﬁguration

64-Pin (9mm × 9mm) QFN Package

DC specs include 2LSB INL (typ), 0.5LSB DNL (typ)

and no missing codes over temperature. The transition

noise is 3.4LSB

RMS

The digital outputs can be either full rate CMOS, Double

Data Rate CMOS, or Double Data Rate LVDS. A separate

output power supply allows the CMOS output swing to

range from 1.2V to 1.8V.

applicaTions

–

The ENC and ENC inputs may be driven differentially

or single-ended with a sine wave, PECL, LVDS, TTL, or

CMOS inputs. An optional clock duty cycle stabilizer al-

lows high performance at full speed for a wide range of

clock duty cycles.

Communications

Cellular Base Stations

Software Deﬁned Radios

Portable Medical Imaging

Multi-Channel Data Acquisition

L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear

Technology Corporation. All other trademarks are the property of their respective owners.

Nondestructive Testing

Typical applicaTion

2-Tone FFT, f_IN= 70MHz and 69MHz

1.8V

–10

–20

CH 1

ANALOG

INPUT

16-BIT

D1_15

–30

–40

–50

–60

–70

S/H

•

ADC CORE

CMOS,

D1_0

DDR CMOS

OR DDR LVDS

OUTPUTS

D2_15

•

OUTPUT

DRIVERS

CH 2

ANALOG

INPUT

–80

–90

–100

–110

–120

16-BIT

ADC CORE

D2_0

125MHz

CLOCK

CONTROL

FREQUENCY (MHz)

218543 TA01b

218543 TA01a

GND

OGND

218543f

12 3 4 5 6 7...36

中文翻译

下载PDF

与LTC2183_15相关器件

型号	品牌	获取价格	描述	数据表
LTC2183CUP#PBF	Linear	获取价格	LTC2183 - 16-Bit, 80Msps Low Power Dual ADCs; Package: QFN; Pins: 64; Temperature Range: 0
LTC2183CUPPBF	Linear	获取价格	16-Bit, 125/105/80Msps Low Power Dual ADCs
LTC2183IUP#PBF	Linear	获取价格	LTC2183 - 16-Bit, 80Msps Low Power Dual ADCs; Package: QFN; Pins: 64; Temperature Range: -
LTC2183IUPPBF	Linear	获取价格	16-Bit, 125/105/80Msps Low Power Dual ADCs
LTC2184	Linear	获取价格	12-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs
LTC2184	ADI	获取价格	16 位、105Msps、低功率、双通道 ADC
LTC2184_15	Linear	获取价格	16-Bit, 125/105/80Msps Low Power Dual ADCs
LTC2184CUP#PBF	Linear	获取价格	LTC2184 - 16-Bit, 105Msps Low Power Dual ADCs; Package: QFN; Pins: 64; Temperature Range:
LTC2184CUPPBF	Linear	获取价格	16-Bit, 125/105/80Msps Low Power Dual ADCs
LTC2184IUP#PBF	Linear	获取价格	LTC2184 - 16-Bit, 105Msps Low Power Dual ADCs; Package: QFN; Pins: 64; Temperature Range:

与LTC2183_15相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

LTC2183_15

LTC2183_15 数据手册

与LTC2183_15相关器件

与LTC2183_15相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LTC2183_15

LTC2183_15 数据手册

与LTC2183_15相关器件

与LTC2183_15相关文章

您还可以找

您在本页遇到什么问题？