LTC1265/LTC1265-3.3/LTC1265-5
W U U
APPLICATIO S I FOR ATIO
U
PWR V
1
IN
V
IN
2
14
13
12
11
10
9
V
IN
SW
D1
PWR V
IN
+
LTC1265
C
IN
0.1µF
3
4
L
PGND
SGND
SHDN
LB
LB
OUT
1k
1000pF
IN
3900pF
5
6
R1
SHDN
C
T
C
OUT
+
I
TH
N/C (V
SENSE
)
FB
R
SENSE
7
8
R2
+
–
SENSE
V
OUT
1000pF
OUTPUT DIVIDER REQUIRED
WITH ADJUSTABLE VERSION ONLY
BOLD LINES INDICATE
HIGH PATH CURRENTS
LTC1265 F06
Figure 6. LTC1265 Layout Diagram (See Board Layout Checklist)
Troubleshooting Hints
3.3V
Since efficiency is critical to LTC1265 applications, it is
very important to verify that the circuit is functioning
correctlyinbothcontinuousandBurstModeoperation.As
the LTC1265 is highly tolerant of poor layout, the output
voltage will still be regulated. Therefore, monitoring the
output voltage will not tell you whether you have a good or
bad layout. The waveform to monitor is the voltage on the
timing capacitor Pin 5.
2.4V
0V
TIME
(a) CONTINUOUS MODE OPERATION
LTC1265 F07a
IncontinuousmodethevoltageontheCT pinisasawtooth
with approximately 0.9VP-P swing. This voltage should
never dip below 2V as shown in Figure 7a.
SLEEP MODE
3.3V
2.4V
When the load currents are low (ILOAD < IBURST) Burst
Mode operation occurs. The voltage on CT pin now falls to
ground for periods of time as shown in Figure 7b. During
this time the LTC1265 is in sleep mode with quiescent
current reduced to 160µA.
0V
TIME
(b) Burst Mode OPERATION
LTC1265 F07b
The inductor current should also be monitored. If the
circuit is poorly decoupled, the peak inductor current will
be haphazard as in Figure 8a. A well decoupled LTC1265
has a clean inductor current as in Figure 8b.
Figure 7. CT Waveforms
11