Datasheet > LS1020ASE8KQB

LS1020ASE8KQB

更新时间： 2024-01-18 18:37:06

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
196页	1922K
描述
Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.0GHz, 0 to 105C, Security enabled

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

LS1020ASE8KQB 数据手册

Ordering information

Table 145. Part numbering nomenclature

P="Prot LS

otype"

A = ARM

S =

Standard

temp

E = SEC 7 =

K = 1000 N = 1300 B = Rev

MT/s 2.0

present

LCFC MHz

S="Spec

ial"

N = SEC

not

H = 800 K = 1000

X =

MHz

MT/s

Extended

temp

present

Blank="

Qual"

Q = 1600

MT/s

Z = Not

specified

7.2 Orderable part numbers addressed by this document

This table provides the NXP orderable part numbers addressed by this document for the

chip.

Table 146. Orderable part numbers addressed by this document

Part

number/

marking on

the chip

LS1020ASE blan LS

02 = 0

core

(virt

ual)

A = ARM

S = Std

temp

E =

Encryp

7 = LCFC

K = 1000

MHz

N = 1300

MT/s

7KQB

LS1020AXE

7KQB

X = Ext

temp

H = 800

MHz

Q = 1600

MT/s

N =

Not

Encryp

LS1020ASN

7KQB

LS1020AXN

7KQB

LS1020ASE

7HNB

LS1020AXE

7HNB

LS1020ASN

7HNB

QorIQ LS1020A Data Sheet, Rev. 3, 05/2016

192

NXP Semiconductors

1...189 190 191192193 194 195 196

下载PDF

与LS1020ASE8KQB相关器件

型号	品牌	描述	获取价格	数据表
LS1020ASN7HNB	NXP	Layerscape 32-bit Arm Cortex-A7, Dual-core, 800MHz, 0 to 105C, Security disabled	获取价格
LS1020ASN7KQB	NXP	Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.0GHz, 0 to 105C, Security disabled	获取价格
LS1020ASN7MQB	NXP	Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.2GHz, 0 to 105C, Security disabled	获取价格
LS1020AXE7HNB	NXP	Layerscape 32-bit Arm Cortex-A7, Dual-core, 800MHz, -40 to 105C, Security enabled	获取价格
LS1020AXE7KQB	NXP	Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.0GHz, -40 to 105C, Security enabled	获取价格
LS1020AXE7MQB	NXP	Layerscape 32-bit Arm Cortex-A7, Dual-core, 1.2GHz, -40 to 105C, Security enabled	获取价格