LP62S2048-T Series
256K X 8 BIT LOW VOLTAGE CMOS SRAM
Features
nPower supply range: 2.7V to 3.3V
nAccess times: 70/100 ns (max.)
nCurrent:
nAll inputs and outputs are directly TTL-compatible
nCommon I/O using three-state output
nOutput enable and two chip enable inputs for easy
application
Low power version:
Operating: 30mA (max.)
nData retention voltage: 2V (min.)
Standby: 50mA (max.)
nAvailable in 32-pin SOP, TSOP, TSSOP (8 X 13.4mm)
and 36-pin CSP packages
Very low power version: Operating: 30mA (max.)
Standby: 10mA (max.)
nFull static operation, no clock or refreshing required
General Description
The LP62S2048-T is a low operating current 2,097,152-
bit static random access memory organized as 262,144
words by 8 bits and operates on a low power supply
range: 2.7V to 3.3V. It is built using AMIC's high
performance CMOS process.
Two chip enable inputs are provided for POWER-DOWN
and device enable and an output enable input is included
for easy interfacing.
Data retention is guaranteed at a power supply voltage
as low as 2V.
Inputs and three-state outputs are TTL compatible and
allow for direct interfacing with common system bus
structures.
Pin Configurations
n SOP
n TSOP/(TSSOP)
n CSP (Chip Size Package)
36-pin Top View
1
VCC
A15
CE2
WE
A13
A8
32
31
30
A17
A16
A14
16
1
2
3
4
A12
A7
A6
A5
A4
A3
A2
29
28
27
26
1
2
3
4
5
6
5
6
A8
A0
A1
CE2
A3
A6
A
B
I/O
I/O
5
A2
WE
NC
A4
A5
A7
I/O1
A9
7
8
A11
25
24
23
22
C
D
E
F
6
I/O2
OE
9
GND
VCC
VCC
GND
A10
10
11
12
13
14
15
16
CE1
I/O8
A1
A0
21
20
19
18
17
I/O
I/O
7
NC
CE1
A11
A17
A16
A12
I/O
3
4
I/O1
I/O2
I/O7
I/O6
I/O5
I/O4
I/O
G
H
8
OE
A15
A13
A9
A10
A14
32
17
I/O3
GND
Pin No.
1
2
3
4
5
6
7
8
9
10
CE2 A15 VCC A17 A16
22 23 24 25 26
I/O
11
A14
27
12
A12
28
13
A7
29
14
A6
30
15
A5
31
16
A4
32
Pin
Name
A11
17
A9
18
A2
A8
19
A1
A13 WE
Pin No.
20
A0
21
I/O
Pin
Name
3
I/O8
A3
1
I/O GND I/O I/O
2
4
5
I/O6
I/O7
CE1 A10
OE
(August, 2001, Version 1.0)
1
AMIC Technology, Inc.