LM49450
www.ti.com
SNAS440D –FEBRUARY 2008–REVISED MAY 2013
Timing Characteristics(1)(2) (continued)
The following specifications apply for Headphone: AV = 0dB, RL(LS) = 8Ω, RL(HP) = 32Ω, f = 1kHz, unless otherwise specified.
Limits apply for TA = 25°C.
LM49450
Units
(Limits)
Symbol
Parameter
Conditions
Typical(3)
Limit(4)
DATA Hold Time from BCLK
Rising Edge
10
ns (min)
tDHT
CONTROL INTERFACE TIMING
SCLK Frequency
400
0.6
kHz (max)
Hold Time (repeated START
μs (min)
1
Condition)
2
3
Clock Low Time
Clock High Time
1.3
600
600
μs (min)
ns (min)
ns (min)
Setup Time for a Repeated
START Condition
4
Data Hold Time
Output
Input
300
ns (min)
5
0
900
ns (min)
ns (max)
6
7
Data Setup Time
100
ns (min)
20+0.1CB
300
ns (min)
ns (max)
Rise Time of SDA and SCL
Fall Time of SDA and SCL
15+0.1CB
300
ns (min)
ns (max)
8
9
Setup Time for STOP Condition
600
1.3
ns (min)
Bus Free time Between a STOP
and START Condition
μs ( min)
10
Bus Capacitance
10
200
pF (min)
pF (max)
CB
PIN DESCRIPTIONS
Pin
1
Name
C1P
Description
Charge Pump Flying Capacitor Positive Terminal
Charge Pump Ground
I2C Serial Data Input
2
CPGND
SDA
3
4
DGND
I2S_WS
I2S_SDI
I2S_CLK
MCLK
SCL
Digital Ground
I2S Word Select Input
I2S Serial Data Input
I2S Clock Input
5
6
7
8
Master Clock
I2C Clock Input
9
10
11
12
13
14
15
16
17
18, 24
19
20
21
DVDD
IOVDD
GND
Digital Core Power Supply
Digital Interface Power Supply
Analog Ground
REF
DAC Reference Bypass
Right Channel Analog Input
Left Channel Analog Input
Analog Power Supply
INR
INL
VDD
BYPASS
LSVDD
LLS+
Mid-Rail Bias Bypass
Speaker Power Supply
Left Channel Non-Inverting Speaker Output
Left Channel Inverting Speaker Output
Speaker Ground
LLS-
LSGND
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LM49450