5秒后页面跳转
LM1882CN PDF预览

LM1882CN

更新时间: 2024-01-17 03:05:48
品牌 Logo 应用领域
美国国家半导体 - NSC 商用集成电路光电二极管
页数 文件大小 规格书
16页 343K
描述
Programmable Video Sync Generator

LM1882CN 技术参数

生命周期:Obsolete包装说明:SOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.65商用集成电路类型:CONSUMER CIRCUIT
JESD-30 代码:R-PDSO-G20长度:12.8 mm
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
认证状态:Not Qualified座面最大高度:2.65 mm
最大压摆率:1.6 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V表面贴装:YES
温度等级:MILITARY端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:7.5 mmBase Number Matches:1

LM1882CN 数据手册

 浏览型号LM1882CN的Datasheet PDF文件第2页浏览型号LM1882CN的Datasheet PDF文件第3页浏览型号LM1882CN的Datasheet PDF文件第4页浏览型号LM1882CN的Datasheet PDF文件第6页浏览型号LM1882CN的Datasheet PDF文件第7页浏览型号LM1882CN的Datasheet PDF文件第8页 
Signal Specification (Continued)  
DS100232-5  
FIGURE 2. Vertical Waveform Specification  
DS100232-12  
FIGURE 3. Equalization/Serration Interval Programming  
HORIZONTAL AND VERTICAL GATING SIGNALS  
Addressing Logic  
Horizontal Drive and Vertical Drive outputs can be utilized as  
general purpose Gating Signals. Horizontal and Vertical Gat-  
ing Signals are available for use when Composite Sync and  
Blank signals are selected and the value of Bit 2 of the Sta-  
tus Register is 0. The Vertical Gating signal will change in the  
same manner as that specified for the Vertical Blank.  
The register addressing logic is composed of two blocks of  
logic. The first is the address register and counter (AD-  
DRCNTR), and the second is the address decode (AD-  
DRDEC).  
ADDRCNTR LOGIC  
=
Horizontal Gating Signal Width  
[REG(16) − REG(15)] x  
ckper  
Addresses for the data registers can be generated by one of  
two methods. Manual addressing requires that each byte of  
each register that needs to be loaded needs to be ad-  
dressed. To load both bytes of all 19 registers would require  
a total of 57 load cycles (19 address and 38 data cycles).  
Auto Addressing requires that only the initial register value  
be specified. The Auto Load sequence would require only 39  
load cycles to completely program all registers (1 address  
and 38 data cycles). In the auto load sequence the low order  
byte of the data register will be written first followed by the  
high order byte on the next load cycle. At the time the High  
Byte is written the address counter is incremented by 1. The  
counter has been implemented to loop on the initial value  
loaded into the address register. For example: If a value of 0  
was written into the address register then the counter would  
count from 0 to 18 before resetting back to 0. If a value of 15  
was written into the address register then the counter would  
count from 15 to 18 before looping back to 15. If a value  
greater than or equal to 18 is placed into the address register  
the counter will continuously loop on this value. Auto ad-  
dressing is initiated on the falling edge of LOAD when AD-  
DRDATA is 0 and LHBYTE is 1. Incrementing and loading of  
data registers will not commence until the falling edge of  
LOAD after ADDRDATA goes to 1. The next rising edge of  
=
Vertical Gating Signal Width:  
[REG(18) − REG(17)] x  
hper  
CURSOR POSITION AND VERTICAL INTERRUPT  
The Cursor Position and Vertical Interrupt signal are avail-  
able when Composite Sync and Blank signals are selected  
and Bit 2 of the Status Register is set to the value of 1. The  
Cursor Position generates a single pulse of n clocks wide  
during every line that the cursor is specified. The signals are  
generated by logically ORing (ANDing) the active LOW  
(HIGH) signals specified by the registers used for generating  
Horizontal and Vertical Gating signals. The Vertical Interrupt  
signal generates a pulse during the vertical interval speci-  
fied. The Vertical Interrupt signal will change in the same  
manner as that specified for the Vertical Blanking signal.  
=
Horizontal Cursor Width [REG(16) − REG(15)] x ckper  
=
Vertical Cursor Width [REG(18) − REG(17)] x hper  
=
Vertical Interrupt Width [REG(14) − REG(13)] x hper  
5
www.national.com  

与LM1882CN相关器件

型号 品牌 获取价格 描述 数据表
LM1882E/883 TI

获取价格

SPECIALTY CONSUMER CIRCUIT, CQCC20, CERAMIC, LCC-20
LM1882EV TI

获取价格

SPECIALTY CONSUMER CIRCUIT, PQCC20, PLASTIC, LCC-20
LM1882J/883 TI

获取价格

SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20
LM1882L TI

获取价格

SPECIALTY CONSUMER CIRCUIT, CQCC20, CERAMIC, LCC-20
LM1882P TI

获取价格

SPECIALTY CONSUMER CIRCUIT, PDIP20, PLASTIC, DIP-20
LM1882-R NSC

获取价格

Programmable Video Sync Generator
LM1882RCM ETC

获取价格

TV/Video Sync Circuit
LM1882-RCM NSC

获取价格

Programmable Video Sync Generator
LM1882-RCMX TI

获取价格

SPECIALTY CONSUMER CIRCUIT, PDSO20, SOIC-20
LM1882RCN ETC

获取价格

TV/Video Sync Circuit