5秒后页面跳转
LF398AH PDF预览

LF398AH

更新时间: 2024-01-13 01:11:09
品牌 Logo 应用领域
美国国家半导体 - NSC 采样保持电路放大器
页数 文件大小 规格书
13页 523K
描述
Monolithic Sample-and-Hold Circuits

LF398AH 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.33.00.01风险等级:5.64
最长采集时间:6 µs放大器类型:SAMPLE AND HOLD CIRCUIT
JESD-30 代码:R-PDSO-GJESD-609代码:e0
功能数量:1封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE认证状态:Not Qualified
采样并保持/跟踪并保持:SAMPLE子类别:Sample and Hold Circuit
表面贴装:YES端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子位置:DUAL
Base Number Matches:1

LF398AH 数据手册

 浏览型号LF398AH的Datasheet PDF文件第4页浏览型号LF398AH的Datasheet PDF文件第5页浏览型号LF398AH的Datasheet PDF文件第6页浏览型号LF398AH的Datasheet PDF文件第8页浏览型号LF398AH的Datasheet PDF文件第9页浏览型号LF398AH的Datasheet PDF文件第10页 
Application Hints (Continued)  
Guarding Technique  
logic input for signal delay, calculate the slope of the wave-  
form at the threshold point to ensure that it is at least  
1.0 V/µs.  
Sampling Dynamic Signals  
Sample error to moving input signals probably causes more  
confusion among sample-and-hold users than any other pa-  
rameter. The primary reason for this is that many users make  
the assumption that the sample and hold amplifier is truly  
locked on to the input signal while in the sample mode. In ac-  
tuality, there are finite phase delays through the circuit creat-  
ing an input-output differential for fast moving signals. In ad-  
dition, although the output may have settled, the hold  
capacitor has an additional lag due to the 300series resis-  
tor on the chip. This means that at the moment the “hold”  
command arrives, the hold capacitor voltage may be some-  
what different than the actual analog input. The effect of  
these delays is opposite to the effect created by delays in the  
logic which switches the circuit from sample to hold. For ex-  
ample, consider an analog input of 20 Vp-p at 10 kHz. Maxi-  
mum dV/dt is 0.6 V/µs. With no analog phase delay and 100  
ns logic delay, one could expect up to (0.1 µs) (0.6V/µs)  
= 60 mVerror if the “hold” signal arrived near maximum dV/dt  
of the input. A positive-going input would give a +60 mV er-  
ror. Now assume a 1 MHz (3 dB) bandwidth for the overall  
analog loop. This generates a phase delay of 160 ns. If the  
hold capacitor sees this exact delay, then error due to analog  
delay will be (0.16 µs) (0.6 V/µs) = −96 mV. Total output error  
is +60 mV (digital) −96 mV (analog) for a total of −36 mV. To  
add to the confusion, analog delay is proportioned to hold  
capacitor value while digital delay remains constant. A family  
of curves (dynamic sampling error) is included to help esti-  
mate errors.  
DS005692-5  
Use 10-pin layout. Guard around Chis tied to output.  
A curve labeled Aperture Time has been included for sam-  
pling conditions where the input is steady during the sam-  
pling period, but may experience a sudden change nearly  
coincident with the “hold” command. This curve is based on  
a 1 mV error fed into the output.  
A second curve, Hold Settling Time indicates the time re-  
quired for the output to settle to 1 mV after the “hold” com-  
mand.  
Digital Feedthrough  
Fast rise time logic signals can cause hold errors by feeding  
externally into the analog input at the same time the amplifier  
is put into the hold mode. To minimize this problem, board  
layout should keep logic lines as far as possible from the  
analog input and the Ch pin. Grounded guarding traces may  
also be used around the input line, especially if it is driven  
from a high impedance source. Reducing high amplitude  
logic signals to 2.5V will also help.  
7
www.national.com  

与LF398AH相关器件

型号 品牌 描述 获取价格 数据表
LF398AH/A+ ETC Sample/Track-and-Hold Amplifier

获取价格

LF398AH/NOPB TI SAMPLE AND HOLD AMPLIFIER, 20us ACQUISITION TIME, BCY8, ROHS COMPLIANT, METAL CAN, TO-99,

获取价格

LF398AJ8 Linear IC SAMPLE AND HOLD AMPLIFIER, CDIP8, Sample and Hold Circuit

获取价格

LF398AL ETC Sample/Track-and-Hold Amplifier

获取价格

LF398AN NSC Monolithic Sample-and-Hold Circuits

获取价格

LF398AN/A+ ETC Sample/Track-and-Hold Amplifier

获取价格