ISL6520A
pulse-width modulated (PWM) wave with an amplitude of
at the PHASE node. The PWM wave is smoothed by the
V
IN
V
IN
output filter (L and C ).
ISL6520A
O
O
V
IN
DRIVER
DRIVER
UGATE
Q
Q
OSC
1
L
O
PWM
V
OUT
PHASE
L
O
COMPARATOR
V
OUT
-
PHASE
C
IN
2
+
V
C
O
OSC
LGATE
C
O
ESR
(PARASITIC)
Z
FB
RETURN
V
E/A
Z
FIGURE 3. PRINTED CIRCUIT BOARD POWER AND
GROUND PLANES OR ISLANDS
-
IN
+
REFERENCE
ERROR
AMP
Figure 3 shows the critical power components of the converter.
To minimize the voltage overshoot, the interconnecting wires
indicated by heavy lines should be part of a ground or power
plane in a printed circuit board. The components shown in
Figure 3 should be located as close together as possible.
Please note that the capacitors C and C may each
DETAILED COMPENSATION COMPONENTS
Z
FB
V
OUT
C
2
Z
IN
C
C
R
R
3
1
3
2
IN
O
represent numerous physical capacitors. Locate the ISL6520A
within 3 inches of the MOSFETs, Q and Q . The circuit traces
R
1
1
2
COMP
for the MOSFETs’ gate and source connections from the
ISL6520A must be sized to handle up to 1A peak current.
FB
-
+
Figure 4 shows the circuit traces that require additional
layout consideration. Use single point and ground plane
construction for the circuits shown. Minimize any leakage
current paths on the COMP/OCSET pin and locate the
ISL6520A
REFERENCE
FIGURE 5. VOLTAGE-MODE BUCK CONVERTER
COMPENSATION DESIGN
resistor, R
close to the COMP/OCSET pin because
OSCET
The modulator transfer function is the small-signal transfer
function of V /V . This function is dominated by a DC
the internal current source is only 20µA. Provide local V
decoupling between VCC and GND pins. Locate the
CC
OUT E/A
Gain and the output filter (L and C ), with a double pole
capacitor, C
as close as practical to the BOOT and
O
O
BOOT
break frequency at F and a zero at F
the modulator is simply the input voltage (V ) divided by the
peak-to-peak oscillator voltage V
OSC
. The DC Gain of
PHASE pins. All components used for feedback
compensation should be located as close to the IC a
practical.
LC ESR
IN
.
+V
IN
BOOT
Modulator Break Frequency Equations
D
1
Q
1
+5V
L
O
C
BOOT
1
1
V
F
= ------------------------------------------
F
= -------------------------------------------
OUT
LC
ESR
2 x ESR x C
2 x
L
x C
O
PHASE
VCC
O
O
ISL6520A
(EQ. 4)
C
O
+5V
Q
2
The compensation network consists of the error amplifier
(internal to the ISL6520A) and the impedance networks Z
COMP/OCSET
GND
IN
C
VCC
and Z . The goal of the compensation network is to provide
FB
a closed loop transfer function with the highest 0dB crossing
frequency (f
) and adequate phase margin. Phase margin
0dB
is the difference between the closed loop phase at f
180 degrees. The following equations relate the
and
0dB
FIGURE 4. PRINTED CIRCUIT BOARD SMALL SIGNAL
LAYOUT GUIDELINES
compensation network’s poles, zeros and gain to the
components (R , R , R , C , C , and C ) in Figure 7. Use
1
2
3
1
2
3
Feedback Compensation
these guidelines for locating the poles and zeros of the
Figure 5 highlights the voltage-mode control loop for a
compensation network:
synchronous-rectified buck converter. The output voltage
(V ) is regulated to the Reference voltage level. The
1. Pick Gain (R /R ) for desired converter bandwidth.
2
1
OUT
ST
2. Place 1 Zero Below Filter’s Double Pole (~75% F ).
LC
error amplifier (Error Amp) output (V ) is compared with
E/A
ND
3. Place 2
Zero at Filter’s Double Pole.
the oscillator (OSC) triangular wave to provide a
FN9016 Rev 6.00
Dec 10, 2009
Page 7 of 12