5秒后页面跳转
IS71VPCF64GS08-7070DI PDF预览

IS71VPCF64GS08-7070DI

更新时间: 2024-09-25 14:51:39
品牌 Logo 应用领域
美国芯成 - ISSI 静态存储器内存集成电路
页数 文件大小 规格书
44页 187K
描述
Memory Circuit, Flash+SRAM, 4MX16, CMOS, PBGA65, 9 X 9 MM, 0.80 MM PITCH, FBGA-65

IS71VPCF64GS08-7070DI 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:BGA
包装说明:9 X 9 MM, 0.80 MM PITCH, FBGA-65针数:65
Reach Compliance Code:compliantHTS代码:8542.32.00.71
风险等级:5.92Is Samacsys:N
最长访问时间:70 ns其他特性:SRAM ORGANISATION IS 512K X 16/1M X 8
JESD-30 代码:S-PBGA-B65JESD-609代码:e0
长度:9 mm内存密度:67108864 bit
内存集成电路类型:MEMORY CIRCUIT内存宽度:16
混合内存类型:FLASH+SRAM功能数量:1
端子数量:65字数:4194304 words
字数代码:4000000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:4MX16封装主体材料:PLASTIC/EPOXY
封装代码:LFBGA封装等效代码:BGA65,10X10,32
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:3 V
认证状态:Not Qualified座面最大高度:1.34 mm
最大待机电流:0.000005 A子类别:Other Memory ICs
最大压摆率:0.053 mA最大供电电压 (Vsup):3.3 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:9 mmBase Number Matches:1

IS71VPCF64GS08-7070DI 数据手册

 浏览型号IS71VPCF64GS08-7070DI的Datasheet PDF文件第2页浏览型号IS71VPCF64GS08-7070DI的Datasheet PDF文件第3页浏览型号IS71VPCF64GS08-7070DI的Datasheet PDF文件第4页浏览型号IS71VPCF64GS08-7070DI的Datasheet PDF文件第5页浏览型号IS71VPCF64GS08-7070DI的Datasheet PDF文件第6页浏览型号IS71VPCF64GS08-7070DI的Datasheet PDF文件第7页 
®
IS71VPCF64GS08  
3.0 Volt-Only Flash & SRAM COMBO with Stacked Multi-Chip  
Package (MCP) — 64 Mbit Simultaneous Operation Flash  
Memory and 8 Mbit Static RAM  
ISSI  
PRELIMINARY INFORMATION  
AUGUST 2002  
Over 100,000 write/erase cycles  
MCP FEATURES  
Low supply voltage (Vccf 2.5V) inhibits writes  
Power supply voltage 2.7V to 3.1V  
WP/ACC input pin:  
High performance:  
If VIL, allows partial protection of boot sectors  
If VIH, allows removal of boot sector protection  
If Vacc, program time is improved  
Flash: 70 ns maximum access time  
SRAM: 70 ns maximum access time  
Package: 65-ball BGA  
Industrial Temperature: -40C to +85C  
SRAM FEATURES (8 Mb density)  
Power Dissipation:  
FLASH FEATURES  
Operating: 50 mA maximum  
Standby: 15 µA maximum  
Power Dissipation:  
Read Current at 1 Mhz: 7 mA maximum  
Read Current at 5 Mhz: 18 mA maximum  
Sleep Mode: 5 µA maximum  
Chip Selects: CE1s, CE2s  
Power down feature using CE1s, or CE2s  
Data retention supply voltage: 1.0 to 3.1 volt  
Simultaneous R/W Operations (dual virtual bank):  
Zero latency between read and write operations; Data  
can be programmed or erased in one bank while data  
is simultaneously being read from the other bank  
Byte data control: LBs (DQ0–DQ7), UBs  
(DQ8–DQ15) — on x16 mode  
Low-Power Mode:  
A period of no activity causes flash to enter a  
low-power state  
GENERAL DESCRIPTION  
Erase Suspend/Resume:  
Suspends of erase activity to allow a read in the  
same bank  
The flash and SRAM MCP is available in 64 Mbit Flash/8  
Mbit SRAM, with adata bus of either x8 or x16. The 64 Mbit  
flashiscomposedof4,194,304wordsof16bitsor8,388,608  
bytes of 8 bits. The 8Mbit SRAM has 524,288 words of 16  
bits or 1,048,576 bytes of 8 bits. Data lines DQ0-DQ7  
handlethex8mode,whilelinesDQ0-DQ15handlethex16  
mode.  
Sector Erase Architecture:  
16 words of 4k size and 126 words of 32K size (32 Mbit)  
Any combination of sectors, or the entire flash can  
be simultaneously erased  
The package uses a 3.0V power supply for all operations.  
No other source is required for program and erase opera-  
tions. The flash can be programmed in system using this  
3.0Vsupply, orcanbeprogrammedinastandardEPROM  
programmer.  
Erase Algorithms:  
Automatically preprograms/erases the flash memory  
entirely, or by sector  
Program Algorithms:  
Automatically writes and verifies data at specified  
The 64 Mbit flash/8 Mbit SRAM is offered in a 65-ball BGA  
or 101-ball BGA package. The flash is compatible with the  
JEDEC Flash command set standard. The flash access  
time is 70ns and the SRAM access time is 70 ns.  
address  
Hidden ROM Region:  
256 byte with a Factory-serialized secure electronic  
serial number (ESN), which is accessible through a  
command sequence  
The Flash architecture is composed of two virtual banks  
made of a combination of four physical banks, which  
allows simultaneous operation on each. Optimized per-  
formance can be achieved by first initializing a program or  
erase function in one bank, then immediately starting a  
read from the other bank. Both operations would then be  
operating simultaneously, with zero latency.  
Data Polling and Toggle Bit:  
Allow for detection of program or erase cycle  
completion  
Ready-Busy output (RY/BY)  
Detection of program or erase cycle completion  
Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time  
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to  
obtain the latest version of this device specification before relying on any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774  
PRELIMINARY INFORMATION Rev. 00A  
1
08/10/02  

与IS71VPCF64GS08-7070DI相关器件

型号 品牌 获取价格 描述 数据表
IS725 ISOCOM

获取价格

HIGH VOLTAGE DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR
IS725_08 ISOCOM

获取价格

HIGH VOLTAGE DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR
IS725SM ISOCOM

获取价格

Darlington Output Optocoupler, 1-Element, 5300V Isolation, SURFACE MOUNT, PLASTIC PACKAGE-
IS725X ISOCOM

获取价格

HIGH VOLTAGE DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR
IS725XG ISOCOM

获取价格

Darlington Output Optocoupler
IS725XSMT&R ISOCOM

获取价格

Darlington Output Optocoupler
IS725XSMTR ISOCOM

获取价格

IS725XSMTR
IS733 ETC

获取价格

A.C. INPUT PHOTOTRANSISTOR OPTICALLY COUPLED ISOLATORS
IS733G ISOCOM

获取价格

AC Input-Transistor Output Optocoupler, 1-Element, 5300V Isolation, PLASTIC, DIP-6
IS733H ETC

获取价格

A.C. INPUT PHOTOTRANSISTOR OPTICALLY COUPLED ISOLATORS