5秒后页面跳转
IN74HCT132AD PDF预览

IN74HCT132AD

更新时间: 2024-02-25 11:53:27
品牌 Logo 应用领域
IKSEMICON 触发器
页数 文件大小 规格书
5页 248K
描述
Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS

IN74HCT132AD 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.84

IN74HCT132AD 数据手册

 浏览型号IN74HCT132AD的Datasheet PDF文件第1页浏览型号IN74HCT132AD的Datasheet PDF文件第3页浏览型号IN74HCT132AD的Datasheet PDF文件第4页浏览型号IN74HCT132AD的Datasheet PDF文件第5页 
IN74HCT132A  
MAXIMUM RATINGS*  
Symbol  
Parameter  
Value  
-0.5 to +7.0  
-1.5 to VCC +1.5  
-0.5 to VCC +0.5  
±20  
Unit  
V
VCC  
VIN  
VOUT  
IIN  
DC Supply Voltage (Referenced to GND)  
DC Input Voltage (Referenced to GND)  
DC Output Voltage (Referenced to GND)  
DC Input Current, per Pin  
V
V
mA  
mA  
mA  
mW  
IOUT  
ICC  
DC Output Current, per Pin  
±25  
DC Supply Current, VCC and GND Pins  
±50  
PD  
Power Dissipation in Still Air, Plastic DIP+  
SOIC Package+  
750  
500  
Tstg  
TL  
Storage Temperature  
-65 to +150  
260  
°C  
°C  
Lead Temperature, 1 mm from Case for 10 Seconds  
(Plastic DIP or SOIC Package)  
*Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.  
+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: : - 7 mW/°C from 65° to 125°C  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
VCC  
Parameter  
Min  
4.5  
0
Max  
5.5  
Unit  
V
DC Supply Voltage (Referenced to GND)  
DC Input Voltage, Output Voltage (Referenced to GND)  
Operating Temperature, All Package Types  
Input Rise and Fall Time (Figure 1)  
VIN, VOUT  
TA  
VCC  
+125  
V
-55  
-
°C  
ns  
tr, tf  
no  
limit*  
*When VIN 0.5VCC, ICC> > quiescent current.  
This device contains protection circuitry to guard against damage due to high static voltages or electric fields.  
However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this  
high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND(VIN or  
V
OUT)VCC.  
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused  
outputs must be left open.  
Rev. 00  

与IN74HCT132AD相关器件

型号 品牌 获取价格 描述 数据表
IN74HCT132AN IKSEMICON

获取价格

Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS
IN74HCT132AN INTEGRAL

获取价格

QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS
IN74HCT138A IKSEMICON

获取价格

1-of-8 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS
IN74HCT138A INTEGRAL

获取价格

1-OF-8 DECODER/DEMULTIPLEXER
IN74HCT138AD INTEGRAL

获取价格

1-OF-8 DECODER/DEMULTIPLEXER
IN74HCT138AD IKSEMICON

获取价格

1-of-8 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS
IN74HCT138AN IKSEMICON

获取价格

1-of-8 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS
IN74HCT138AN INTEGRAL

获取价格

1-OF-8 DECODER/DEMULTIPLEXER
IN74HCT139A INTEGRAL

获取价格

DUAL 1-OF-4 DECODER/DEMULTIPLEXER
IN74HCT139A IKSEMICON

获取价格

Dual 1-of-4 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS