5秒后页面跳转
IN74HCT132A PDF预览

IN74HCT132A

更新时间: 2024-02-03 08:59:45
品牌 Logo 应用领域
INTEGRAL 触发器输入元件
页数 文件大小 规格书
6页 128K
描述
QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

IN74HCT132A 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.84

IN74HCT132A 数据手册

 浏览型号IN74HCT132A的Datasheet PDF文件第1页浏览型号IN74HCT132A的Datasheet PDF文件第3页浏览型号IN74HCT132A的Datasheet PDF文件第4页浏览型号IN74HCT132A的Datasheet PDF文件第5页浏览型号IN74HCT132A的Datasheet PDF文件第6页 
IN74HCT132A  
MAXIMUM RATINGS*  
Symbol  
Parameter  
Value  
-0.5 to +7.0  
-1.5 to VCC +1.5  
-0.5 to VCC +0.5  
±20  
Unit  
V
VCC  
VIN  
VOUT  
IIN  
DC Supply Voltage (Referenced to GND)  
DC Input Voltage (Referenced to GND)  
DC Output Voltage (Referenced to GND)  
DC Input Current, per Pin  
V
V
mA  
mA  
mA  
mW  
IOUT  
DC Output Current, per Pin  
±25  
ICC  
PD  
DC Supply Current, VCC and GND Pins  
±50  
750  
Power Dissipation in Still Air, Plastic DIP+  
SOIC Package+  
500  
Tstg  
TL  
Storage Temperature  
-65 to +150  
°C  
°C  
Lead Temperature, 1 mm from Case for 10  
Seconds  
260  
(Plastic DIP or SOIC Package)  
*Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.  
+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: : - 7 mW/°C from 65° to 125°C  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
VCC  
Parameter  
Min  
4.5  
0
Max  
5.5  
Unit  
V
DC Supply Voltage (Referenced to GND)  
VIN, VOUT DC Input Voltage, Output Voltage (Referenced to  
GND)  
VCC  
V
TA  
tr, tf  
Operating Temperature, All Package Types  
Input Rise and Fall Time (Figure 1)  
-55  
-
+125  
°C  
ns  
no  
limit*  
*When VIN 0.5VCC, ICC> > quiescent current.  
This device contains protection circuitry to guard against damage due to high static  
voltages or electric fields. However, precautions must be taken to avoid applications of any voltage  
higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and  
V
OUT should be constrained to the range GND(VIN or VOUT)VCC.  
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  
VCC). Unused outputs must be left open.  
2

与IN74HCT132A相关器件

型号 品牌 描述 获取价格 数据表
IN74HCT132AD IKSEMICON Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS

获取价格

IN74HCT132AD INTEGRAL QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

获取价格

IN74HCT132AN IKSEMICON Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS

获取价格

IN74HCT132AN INTEGRAL QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

获取价格

IN74HCT138A IKSEMICON 1-of-8 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS

获取价格

IN74HCT138A INTEGRAL 1-OF-8 DECODER/DEMULTIPLEXER

获取价格