IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
TM
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC II NARROW BUS FIFO
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 5 2K x9
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
ACELECTRICALCHARACTERISTICS(1)
(Commercial: VCC = 3.3V ± 0.15V, TA = 0°C to +70°C; Industrial: VCC = 3.3V ± 0.15V, TA = -40°C to +85°C; JEDEC JESD8-A compliant)
Commercial
BGA & TQFP
Commercial
BGA & TQFP
Com’l & Ind’l(2)
TQFP Only
Commercial
TQFP Only
IDT72V223L6
IDT72V233L6
IDT72V243L6
IDT72V253L6
IDT72V263L6
IDT72V273L6
IDT72V283L6
IDT72V293L6
IDT72V223L7-5
IDT72V233L7-5
IDT72V243L7-5
IDT72V253L7-5
IDT72V263L7-5
IDT72V273L7-5
IDT72V283L7-5
IDT72V293L7-5
IDT72V263L10
IDT72V273L10
IDT72V283L10
IDT72V293L10
IDT72V263L15
IDT72V273L15
IDT72V283L15
IDT72V293L15
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
fS
Clock Cycle Frequency
DataAccessTime(5)
Clock Cycle Time
Clock High Time
Clock Low Time
—
166
—
133.3
—
100
—
66.7
MHz
(5)
(5)
tA
1
6
4
1(5)
7.5
3.5
3.5
2.5
0.5
2.5
0.5
3.5
0.5
10
5
—
—
—
—
—
—
—
—
—
—
—
—
15
—
—
6
1
6.5
—
—
—
—
—
—
—
—
—
—
—
—
15
1
10
—
—
—
—
—
—
—
—
—
—
—
—
15
—
—
8
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tCLK
tCLKH
tCLKL
tDS
—
—
—
—
—
—
—
—
—
—
—
—
15
—
—
4
10
4.5
4.5
3.5
0.5
3.5
0.5
3.5
0.5
10
15
6
2.7
2.7
2
6
DataSetupTime
4
tDH
DataHoldTime
0.5
2
1
tENS
EnableSetupTime
EnableHoldTime
LoadSetupTime
4
tENH
tLDS
0.5
3
1
4
tLDH
LoadHoldTime
0.5
10
15
10
—
3
1
tRS
ResetPulseWidth(3)
ResetSetupTime
ResetRecoveryTime
15
15
15
—
4
tRSS
15
15
tRSR
tRSF
tRTS
10
10
ResettoFlagandOutputTime
RetransmitSetupTime
—
3.5
0
—
3.5
0
—
—
6
(4)
tOLZ
tOE
OutputEnabletoOutputinLowZ
OutputEnabletoOutputValid(5)
0
0
(5)
(5)
1
1(5)
1(5)
—
—
—
—
—
—
—
5
1
1
(4,5)
(5)
(5)
tOHZ
tWFF
tREF
tPAFA
tPAFS
tPAEA
tPAES
tHF
OutputEnabletoOutputinHighZ
1
4
6
1
6
1
8
Write Clock to FF or IR
Read Clock to EF or OR
—
—
—
—
—
—
—
4
4
5
—
—
—
—
—
—
—
7
6.5
6.5
16
—
—
—
—
—
—
—
9
10
10
20
10
20
10
20
—
—
4
5
ClocktoAsynchronousProgrammableAlmost-FullFlag
WriteClocktoSynchronousProgrammableAlmost-FullFlag
ClocktoAsynchronousProgrammableAlmost-EmptyFlag
ReadClocktoSynchronousProgrammableAlmost-EmptyFlag
Clock to HF
10
4
12.5
5
6.5
16
10
4
12.5
5
6.5
16
10
—
—
12.5
—
—
tSKEW1
tSKEW2
NOTES:
Skew time between RCLK and WCLK for EF/OR and FF/IR
Skew time between RCLK and WCLK for PAE and PAF
—
—
5
7
10
14
1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
2. Industrial temperature range product for the 10ns is available as a standard device. All other speed grades are available by special order.
3. Pulse widths less than minimum values are not allowed.
4. Values guaranteed by design, not currently tested.
5. TQFP package only: for speed grades 7.5ns, 10ns and 15ns the minimum for tA, tOE, and tOHZ is 2ns.
6. The IDT72V223/72V233/72V243/72V253 are only available in 6ns and 7.5ns speed grades.
9
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
