5秒后页面跳转
IDT70125L25JGI PDF预览

IDT70125L25JGI

更新时间: 2024-02-06 05:20:12
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
15页 128K
描述
HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

IDT70125L25JGI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.92
最长访问时间:25 nsI/O 类型:COMMON
JESD-30 代码:S-XQCC-N52JESD-609代码:e0
内存密度:18432 bit内存集成电路类型:MULTI-PORT SRAM
内存宽度:9端口数量:2
端子数量:52字数:2048 words
字数代码:2000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:2KX9输出特性:3-STATE
封装主体材料:CERAMIC封装代码:QCCN
封装等效代码:LCC52,.75SQ封装形状:SQUARE
封装形式:CHIP CARRIER并行/串行:PARALLEL
电源:5 V认证状态:Not Qualified
最大待机电流:0.0015 A最小待机电流:2 V
子类别:SRAMs最大压摆率:0.19 mA
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:NO LEAD
端子节距:1.27 mm端子位置:QUAD
Base Number Matches:1

IDT70125L25JGI 数据手册

 浏览型号IDT70125L25JGI的Datasheet PDF文件第2页浏览型号IDT70125L25JGI的Datasheet PDF文件第3页浏览型号IDT70125L25JGI的Datasheet PDF文件第4页浏览型号IDT70125L25JGI的Datasheet PDF文件第5页浏览型号IDT70125L25JGI的Datasheet PDF文件第6页浏览型号IDT70125L25JGI的Datasheet PDF文件第7页 
HIGH-SPEED  
2K x 9 DUAL-PORT  
IDT70121S/L  
IDT70125S/L  
STATIC RAM  
WITH BUSY & INTERRUPT  
Features  
Fully asychronous operation from either port  
MASTERIDT70121easilyexpands data bus widthto18bits or  
more using SLAVE IDT70125 chip  
On-chip port arbitration logic (IDT70121 only)  
BUSY output flag on Master; BUSY input on Slave  
INT flag for port-to-port communication  
Battery backup operation2V data retention  
TTL-compatible, signal 5V (±10%) power supply  
Available in 52-pin PLCC  
High-speed access  
– Commercial:25/35/45/55ns(max.)  
Industrial:35ns (max.)  
Low-power operation  
IDT70121/70125S  
Active:675mW(typ.)  
Standby: 5mW (typ.)  
IDT70121/70125L  
Active:675mW(typ.)  
Standby: 1mW (typ.)  
Industrial temperature range (–40°C to +85°C) is available for  
selected speeds  
Green parts available, see ordering information  
FunctionalBlockDiagram  
OER  
OEL  
CE  
R/W  
R
CE  
R/W  
L
R
L
I/O0L- I/O8L  
I/O0R-I/O8R  
I/O  
I/O  
Control  
Control  
BUSY (1,2)  
L
(1,2)  
R
BUSY  
A
10R  
0R  
A
10L  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
A
0L  
11  
11  
ARBITRATION  
INTERRUPT  
LOGIC  
CE  
L
L
CE  
OE  
R/W  
R
R
OE  
R
R/W  
L
(2)  
(2)  
L
INT  
INTR  
2654 drw 01  
NOTES:  
1. 70121 (MASTER): BUSY is non-tri-stated push-pull output.  
70125 (SLAVE): BUSY is input.  
2. INT is non-tri-stated push-pull output.  
APRIL 2006  
1
DSC 2654/10  
©2006IntegratedDeviceTechnology,Inc.  

与IDT70125L25JGI相关器件

型号 品牌 描述 获取价格 数据表
IDT70125L25L IDT Multi-Port SRAM, 2KX9, 25ns, CMOS, CQCC52

获取价格

IDT70125L25L52 ETC x9 Dual-Port SRAM

获取价格

IDT70125L35J IDT HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

获取价格

IDT70125L35J8 IDT Dual-Port SRAM, 2KX9, 35ns, CMOS, PQCC52, 0.750 X 0.750 INCH, 0.170 INCH HEIGHT, PLASTIC,

获取价格

IDT70125L35JG IDT HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

获取价格

IDT70125L35JGI IDT HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

获取价格