5秒后页面跳转
IDT5991A-2JI PDF预览

IDT5991A-2JI

更新时间: 2024-01-04 16:40:46
品牌 Logo 应用领域
艾迪悌 - IDT 时钟驱动器逻辑集成电路
页数 文件大小 规格书
8页 68K
描述
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

IDT5991A-2JI 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFJ
包装说明:QCCJ,针数:32
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.72输入调节:STANDARD
JESD-30 代码:R-PQCC-J32JESD-609代码:e0
长度:13.97 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:32实输出次数:8
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:RECTANGULAR封装形式:CHIP CARRIER
峰值回流温度(摄氏度):225认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.25 ns座面最大高度:3.55 mm
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
温度等级:COMMERCIAL端子面层:TIN LEAD
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:11.43 mm最小 fmax:100 MHz
Base Number Matches:1

IDT5991A-2JI 数据手册

 浏览型号IDT5991A-2JI的Datasheet PDF文件第2页浏览型号IDT5991A-2JI的Datasheet PDF文件第3页浏览型号IDT5991A-2JI的Datasheet PDF文件第4页浏览型号IDT5991A-2JI的Datasheet PDF文件第5页浏览型号IDT5991A-2JI的Datasheet PDF文件第6页浏览型号IDT5991A-2JI的Datasheet PDF文件第7页 
IDT5991A  
PROGRAMMABLE SKEW  
PLL CLOCK DRIVER  
TURBOCLOCK™  
FEATURES:  
DESCRIPTION:  
• 4 pairs of programmable skew outputs  
• Low skew: 200ps same pair, 250ps all outputs  
• Selectable positive or negative edge synchronization:  
Excellent for DSP applications  
The IDT5991A is a high fanout PLL based clock driver intended for  
high performance computing and data-communications applications. A  
key feature of the programmable skew is the ability of outputs to lead or  
lag the REF input signal. The IDT5991A has eight programmable skew  
outputs in four banks of 2. Skew is controlled by 3-level input signals  
that may be hard-wired to appropriate HIGH-MID-LOW levels.  
The IDT5991A maintains Cypress CY7B991 compatibility while pro-  
viding two additional features: Synchronous Output Enable (GND/sOE),  
and Positive/Negative Edge Synchronization (VCCQ/PE). When the GND/  
sOE pin is held low, all the outputs are synchronously enabled (CY7B991  
compatibility). However, if GND/sOE is held high, all the outputs except  
3Q0 and 3Q1 are synchronously disabled.  
• Synchronous output enable  
• Output frequency: 3.75MHz to 100MHz  
• 2x, 4x, 1/2, and 1/4 outputs  
• 5V with TTL outputs  
• 3 skew grades:  
IDT5991A-2: tSKEW0<250ps  
IDT5991A-5: tSKEW0<500ps  
IDT5991A-7: tSKEW0<750ps  
• 3-level inputs for skew and PLL range control  
• PLL bypass for DC testing  
Furthermore, when the VCCQ/PE is held high, all the outputs are syn-  
chronized with the positive edge of the REF clock input (CY7B991 com-  
patibility). When VCCQ/PE is held low, all the outputs are synchronized  
with the negative edge of REF.  
• External feedback, internal loop filter  
• 46mA IOL high drive outputs  
• Low Jitter: <200ps peak-to-peak  
• Outputs drive 50terminated lines  
• Pin-compatible with Cypress CY7B991  
• Available in PLCC Package  
FUNCTIONALBLOCKDIAGRAM  
GND/sOE  
1Q0  
Skew  
Select  
1Q1  
3
3
3
1F1:0  
2F1:0  
3F1:0  
4F1:0  
VCCQ/PE  
2Q0  
2Q1  
Skew  
Select  
3
REF  
PLL  
FB  
3Q0  
3Q1  
Skew  
Select  
3
3
3
3
FS  
4Q0  
4Q1  
Skew  
Select  
3
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
AUGUST 2001  
1
c
2001 Integrated Device Technology, Inc.  
DSC 5843/1  

与IDT5991A-2JI相关器件

型号 品牌 描述 获取价格 数据表
IDT5991A-2JRC IDT PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQCC32, PLASTIC, LCC-32

获取价格

IDT5991A-5JG IDT 暂无描述

获取价格

IDT5991A-5JGI IDT 暂无描述

获取价格

IDT5991A-5JI IDT PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

获取价格

IDT5991A-5JRI IDT PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQCC32, PLASTIC, LCC-32

获取价格

IDT5991A-7J IDT PLL Based Clock Driver, 5991 Series, 8 True Output(s), 0 Inverted Output(s), PQCC32, PLAST

获取价格