5秒后页面跳转
ICS9FG107FLNT PDF预览

ICS9FG107FLNT

更新时间: 2024-02-11 16:17:33
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
14页 108K
描述
Clock Generator, PDSO48

ICS9FG107FLNT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Contact ManufacturerReach Compliance Code:compliant
风险等级:5.8JESD-30 代码:R-PDSO-G48
端子数量:48最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP48,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
电源:3.3 V认证状态:Not Qualified
子类别:Clock Generators最大压摆率:250 mA
标称供电电压:3.3 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
Base Number Matches:1

ICS9FG107FLNT 数据手册

 浏览型号ICS9FG107FLNT的Datasheet PDF文件第1页浏览型号ICS9FG107FLNT的Datasheet PDF文件第2页浏览型号ICS9FG107FLNT的Datasheet PDF文件第4页浏览型号ICS9FG107FLNT的Datasheet PDF文件第5页浏览型号ICS9FG107FLNT的Datasheet PDF文件第6页浏览型号ICS9FG107FLNT的Datasheet PDF文件第7页 
Integrated  
Circuit  
ICS9FG107  
Systems, Inc.  
Pin Description (Continued)  
PIN  
#
25  
PIN NAME  
DIF_STOP#  
PIN TYPE  
DESCRIPTION  
IN  
IN  
Active low input to stop differential output clocks.  
Asynchronous, active high input, with internal 120Kohm pull-up  
resistor, to enable spread spectrum functionality.  
Select 14.31818 MHz or 25 Mhz input frequency. 1 = 14.31818 MHz,  
0 = 25 MHz  
Active high input for enabling outputs.  
0 = tri-state outputs, 1= enable outputs  
0.7V differential complement clock outputs  
0.7V differential true clock outputs  
26  
27  
28  
*SPREAD  
**SEL14M_25M#  
*OE_3  
IN  
IN  
29  
30  
31  
32  
33  
DIF_3#  
DIF_3  
VDD  
DIF_2#  
DIF_2  
OUT  
OUT  
PWR  
OUT  
OUT  
Power supply, nominal 3.3V  
0.7V differential complement clock outputs  
0.7V differential true clock outputs  
Active high input for enabling outputs.  
0 = tri-state outputs, 1= enable outputs  
Ground pin.  
34  
**OE_2  
IN  
35  
36  
GND  
VDD  
PWR  
PWR  
Power supply, nominal 3.3V  
Active high input for enabling outputs.  
0 = tri-state outputs, 1= enable outputs  
0.7V differential complement clock outputs  
0.7V differential true clock outputs  
Power supply, nominal 3.3V  
0.7V differential complement clock outputs  
0.7V differential true clock outputs  
37  
**OE_1  
IN  
38  
39  
40  
41  
42  
DIF_1#  
DIF_1  
VDD  
DIF_0#  
DIF_0  
OUT  
OUT  
PWR  
OUT  
OUT  
Active high input for enabling outputs.  
0 = tri-state outputs, 1= enable outputs  
Frequency select latch input pin / 3.3V 66.66MHz clock output.  
3.3V input that selects spread mode. This input is not latched at  
power up.  
43  
44  
*OE_0  
**FS1  
IN  
I/O  
45  
*DWNSPRD#  
IN  
0 = Down Spread, 1 = Center Spread  
This pin establishes the reference current for the differential current-  
mode output pairs. This pin requires a fixed precision resistor tied to  
ground in order to establish the appropriate current. 475 ohms is the  
standard value.  
46  
IREF  
OUT  
47  
48  
GNDA  
VDDA  
PWR  
PWR  
Ground pin for the PLL core.  
3.3V power for the PLL core.  
Pins preceeded by * have 120 Kohm pull DOWN resistors  
Pins preceeded by ** have 120 Kohm pull UP resistors  
0863C—11/22/04  
3

与ICS9FG107FLNT相关器件

型号 品牌 获取价格 描述 数据表
ICS9FG107GLFT IDT

获取价格

Clock Generator, PDSO48
ICS9FG107YFLFT ICSI

获取价格

Programmable FTG for Differential CPU, PCI Express & SATA Clocks
ICS9FG107YFLFT IDT

获取价格

Programmable FTG for Differential P4TM CPU, PCI-Express & SATA Clocks
ICS9FG107YFLNT ICSI

获取价格

Programmable FTG for Differential CPU, PCI Express & SATA Clocks
ICS9FG107YFLNT IDT

获取价格

Programmable FTG for Differential P4TM CPU, PCI-Express & SATA Clocks
ICS9FG107YFT IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO48, MO-118, SSOP-48
ICS9FG107YGLFT ICSI

获取价格

Programmable FTG for Differential CPU, PCI Express & SATA Clocks
ICS9FG107YGLNT ICSI

获取价格

Programmable FTG for Differential CPU, PCI Express & SATA Clocks
ICS9FG107YGT IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-
ICS9FG108 ICSI

获取价格

Programmable FTG for Differential P4 CPU, PCI-Express & SATA Clocks