5秒后页面跳转
ICS93V857G-T PDF预览

ICS93V857G-T

更新时间: 2023-02-26 13:30:03
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
9页 323K
描述
Clock Driver

ICS93V857G-T 数据手册

 浏览型号ICS93V857G-T的Datasheet PDF文件第2页浏览型号ICS93V857G-T的Datasheet PDF文件第3页浏览型号ICS93V857G-T的Datasheet PDF文件第4页浏览型号ICS93V857G-T的Datasheet PDF文件第5页浏览型号ICS93V857G-T的Datasheet PDF文件第6页浏览型号ICS93V857G-T的Datasheet PDF文件第7页 
ICS93V857  
Integrated  
Circuit  
Systems, Inc.  
Preliminary Product Preview  
DDR Phase Lock Loop Clock Driver  
RecommendedApplication:  
DDR Memory Modules  
Pin Configuration  
GND  
CLKC0  
CLKT0  
VDD  
CLKT1  
CLKC1  
GND  
1
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
GND  
ProductDescription/Features:  
CLKC5  
CLKT5  
VDD  
CLKT6  
CLKC6  
GND  
•
•
•
•
•
Low skew, low jitter PLLclock driver  
1 to 10 differential clock distribution  
Feedback pins for input to output synchronization  
PD# for power management  
GND  
GND  
CLKC2  
CLKT2  
VDD  
CLKC7  
CLKT7  
VDD  
Spread Spectrum tolerant inputs  
VDD  
PD#  
CLK_INT  
CLK_INC  
VDD  
AVDD  
AGND  
GND  
CLKC3  
CLKT3  
VDD  
CLKT4  
CLKC4  
GND  
FB_INT  
FB_INC  
VDD  
FB_OUTC  
FB_OUTT  
GND  
CLKC8  
CLKT8  
VDD  
CLKT9  
CLKC9  
GND  
Specifications:  
Meet JEDEC standard #82 for registered DDR  
clockdriver.  
•
Switching Characteristics:  
•
•
•
•
•
•
•
PEAK-PEAKjitter(66MHz):<120ps  
PEAK-PEAKjitter(>100MHz):<75ps  
CYCLE-CYCLEjitter(66MHz):<120ps  
CYCLE-CYCLEjitter(>100MHz):<65ps  
OUTPUT-OUTPUTskew:<100ps  
Output Rise and Fall Time: 650ps - 950ps  
DUTYCYCLE:49.5%-50.5%  
48-Pin TSSOP  
Block Diagram  
FB_OUTT  
FB_OUTC  
CLKT0  
CLKC0  
Functionality  
CLKT1  
CLKC1  
INPUTS  
OUTPUTS  
PLL State  
Control  
Logic  
AVDD PD# CLK_INT CLK_INC CLKT CLKC FB_OUTT FB_OUTC  
CLKT2  
CLKC2  
PD#  
GND  
GND  
H
H
L
H
L
L
H
L
L
H
L
Bypassed/off  
Bypassed/off  
CLKT3  
CLKC3  
H
H
H
CLKT4  
CLKC4  
2.5V  
(nom)  
L
L
L
H
L
H
L
H
L
Z
Z
L
H
Z
Z
Z
H
L
Z
Z
Z
L
H
Z
Z
Z
H
L
Z
off  
off  
on  
on  
off  
FB_INT  
FB_INC  
2.5V  
(nom)  
CLKT5  
CLKC5  
PLL  
CLK_INC  
CLK_INT  
2.5V  
(nom)  
CLKT6  
CLKC6  
H
H
X
2.5V  
(nom)  
H
CLKT7  
CLKC7  
2.5V  
(nom)  
<20MHz)(1)  
CLKT8  
CLKC8  
CLKT9  
CLKC9  
PRODUCT PREVIEW documents contain information on new  
93V857 Rev A 11/10/00  
products in the sampling or preproduction phase of development.  
Characteristic data and other specifications are subject to change  
without notice.  

与ICS93V857G-T相关器件

型号 品牌 描述 获取价格 数据表
ICS93V857L-125LFT IDT Clock Driver

获取价格

ICS93V857L-125T IDT Clock Driver, PDSO48

获取价格

ICS93V857L-130LFT IDT Clock Driver

获取价格

ICS93V857L-130T IDT Clock Driver, PDSO48

获取价格

ICS93V857YG-025LFT IDT PLL Based Clock Driver, 93V Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, 6.10

获取价格

ICS93V857YG-025T ICSI 2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz)

获取价格