5秒后页面跳转
HY62UF16101CSLF-I-70 PDF预览

HY62UF16101CSLF-I-70

更新时间: 2023-04-15 00:00:00
品牌 Logo 应用领域
海力士 - HYNIX 静态存储器
页数 文件大小 规格书
9页 162K
描述
Standard SRAM, 64KX16, 70ns, CMOS, PBGA48, FBGA-48

HY62UF16101CSLF-I-70 数据手册

 浏览型号HY62UF16101CSLF-I-70的Datasheet PDF文件第2页浏览型号HY62UF16101CSLF-I-70的Datasheet PDF文件第3页浏览型号HY62UF16101CSLF-I-70的Datasheet PDF文件第4页浏览型号HY62UF16101CSLF-I-70的Datasheet PDF文件第5页浏览型号HY62UF16101CSLF-I-70的Datasheet PDF文件第6页浏览型号HY62UF16101CSLF-I-70的Datasheet PDF文件第7页 
HY62UF16101C Series  
64Kx16bit full CMOS SRAM  
PRELIMINARY  
DESCRIPTION  
FEATURES  
The HY62UF16101C is a high speed, super low  
power and 1M bit full CMOS SRAM organized as  
65,536 words by 16bit. The HY62UF16101C uses  
high performance full CMOS process technology  
and designed for high speed low power circuit  
technology. It is particularly well suited for used in  
high density low power system application. This  
device has a data retention mode that guarantees  
data to remain valid at a minimum power supply  
voltage of 1.2V.  
·
·
·
Fully static operation and Tri-state output  
TTL compatible inputs and outputs  
Battery backup(LL/SL-part)  
-. 1.2V(min) data retention  
Standard pin configuration  
-. 44 – TSOP II - 400mil  
·
-. 48 - FBGA  
Product  
No.  
HY62UF16101C  
HY62UF16101C-I  
Voltage  
(V)  
2.7~3.3 55/70/85  
2.7~3.3 55/70/85  
Speed  
(ns)  
Operation  
Current/Icc(mA)  
Standby Current(uA)  
Temperature  
(°C)  
0~70  
-40~85(I)  
LL  
5
SL  
1
3
3
5
1
Note 1. Blank : Commercial, I : Industrial  
2. Current value is max.  
PIN CONNECTION  
BLOCK DIAGRAM  
A1~A7  
ROW  
DECODER  
/LB /OE A0 A1 A2 NC  
A4  
1
A5  
44  
I/O1  
I/O8  
I/O9  
I/O16  
A3  
A2  
A6  
2
3
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
A14  
A15  
A7  
IO9 /UB A3 A4 /CS IO1  
IO10 IO11 A5 A6 IO2 IO3  
Vss IO12 NC A7 IO4 Vcc  
Vcc IO13 NC NC IO5 Vss  
IO15 IO14 A14 A15 IO6 IO7  
IO16 NC A12 A13 /WE IO8  
NC A8 A9 A10 A11 NC  
A1  
/OE  
/UB  
4
A0  
5
/LB  
/CS  
I/O1  
I/O2  
I/O3  
I/O4  
Vcc  
GND  
I/O5  
I/O6  
I/O7  
I/O8  
/WE  
A15  
A14  
A13  
A12  
NC  
6
I/O16  
I/O15  
I/O14  
I/O13  
GND  
Vcc  
7
A8  
A9  
8
MEMORY  
ARRAY  
64K x 16  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
A10  
A11  
I/O12  
I/O11  
I/O10  
I/O9  
NC  
A12  
A13  
A0  
A8  
A9  
A10  
A11  
NC  
/CS  
/OE  
/LB  
FBGA  
TSOP¥ ±  
/UB  
/WE  
PIN DESCRIPTION  
Pin Name  
/CS  
Pin Function  
Chip Select  
Pin Name  
I/O1~I/O16 Data Inputs / Outputs  
Pin Function  
/WE  
/OE  
/LB  
Write Enable  
Output Enable  
Low Byte Control(I/O1~I/O8)  
A0~A15  
Vcc  
Vss  
Address Inputs  
Power(2.7V~3.3V)  
Ground  
/UB  
Upper Byte Control(I/O9~I/O16) NC  
No Connection  
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any  
responsibility for use of circuits described. No patent licenses are implied.  
Rev.02 /Jun. 00  
Hyundai Semiconductor  

与HY62UF16101CSLF-I-70相关器件

型号 品牌 获取价格 描述 数据表
HY62UF16101CSLF-I-85 HYNIX

获取价格

Standard SRAM, 64KX16, 85ns, CMOS, PBGA48, FBGA-48
HY62UF16101CSLT2-55 HYNIX

获取价格

Standard SRAM, 64KX16, 55ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
HY62UF16101CSLT2-70 HYNIX

获取价格

Standard SRAM, 64KX16, 70ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
HY62UF16101CSLT2-85 HYNIX

获取价格

Standard SRAM, 64KX16, 85ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
HY62UF16101CSLT2-I-55 HYNIX

获取价格

Standard SRAM, 64KX16, 55ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
HY62UF16101CSLT2-I-70 HYNIX

获取价格

Standard SRAM, 64KX16, 70ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
HY62UF16101CSLT2-I-85 HYNIX

获取价格

Standard SRAM, 64KX16, 85ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
HY62UF16101LLM-10I HYNIX

获取价格

Standard SRAM, 64KX16, 100ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16101LLM-12I HYNIX

获取价格

Standard SRAM, 64KX16, 120ns, CMOS, PBGA48, MICRO, BGA-48
HY62UF16101LLM-85 HYNIX

获取价格

Standard SRAM, 64KX16, 85ns, CMOS, PBGA48, MICRO, BGA-48